Fix disassembly mask for vector sdot on AArch64.
authorTamar Christina <tamar.christina@arm.com>
Wed, 16 May 2018 11:13:42 +0000 (12:13 +0100)
committerTamar Christina <tamar.christina@arm.com>
Wed, 16 May 2018 11:14:19 +0000 (12:14 +0100)
commitff329288d503d392de11f34ce64c7fdd3c62e50f
tree2c0b79c01b84fd29596a18bb414cb9fd1bc398b5
parent0255c1a349ebd368c4c1bafd95118e7cc71eb973
Fix disassembly mask for vector sdot on AArch64.

This patch corrects the disassembly masks for by element dot product
instructions. The bit 10 was wrong and supposed to be 1.

This caused incorrect disassembly of instructions in the unallocated space to
disassemble as dot product instructions.

No encoding errors can arrise from this issue.

opcodes/

PR binutils/23109
* aarch64-tbl.h (aarch64_opcode_table): Correct sdot and udot.
* aarch64-dis-2.c: Regenerate.
opcodes/ChangeLog
opcodes/aarch64-dis-2.c
opcodes/aarch64-tbl.h
This page took 0.024123 seconds and 4 git commands to generate.