gdb: fix vfork with multiple threads
[deliverable/binutils-gdb.git] / opcodes /
2021-07-03  Nick CliftonUpdate version number and regenerate files
2021-07-03  Nick CliftonAdd markers for 2.37 branch
2021-07-02  Alan ModraRe: Fix minor NDS32 renaming snafu
2021-07-01  Mike Frysingercgen: split GUILE setting out
2021-07-01  Mike Frysingeropcodes: constify & local meps macros
2021-07-01  Mike Frysingeropcodes: cleanup nds32 variables
2021-07-01  Mike Frysingeropcodes: constify & localize z80 opcodes
2021-07-01  Mike Frysingeropcodes: constify & scope microblaze opcodes
2021-07-01  Mike Frysingeropcodes: constify aarch64_opcode_tables
2021-06-22  Andrew Burgessopcodes: make use of __builtin_popcount when available
2021-06-22  Alan Modrapicojava assembler and disassembler fixes
2021-06-19  Alan Modraubsan: vax: pointer overflow
2021-06-19  Alan ModraFix another strncpy warning
2021-06-17  Alan Modrapowerpc: move cell "or rx,rx,rx" hints
2021-06-03  Alan ModraPR1202, mcore disassembler: wrong address loopt
2021-06-02  Shahab Vahediarc: Construct disassembler options dynamically
2021-05-29  Alan ModraPowerPC table driven -Mraw disassembly
2021-05-29  Maciej W. RozyckiMIPS/opcodes: Reorder legacy COP0, COP2, COP3 opcode...
2021-05-29  Maciej W. RozyckiMIPS/opcodes: Accurately record coprocessor opcode...
2021-05-29  Maciej W. RozyckiMIPS/opcodes: Remove DMFC3 and DMTC3 instructions
2021-05-29  Maciej W. RozyckiMIPS/opcodes: Disassemble the RFE instruction
2021-05-29  Maciej W. RozyckiMIPS/opcodes: Add legacy CP1 control register names
2021-05-29  Maciej W. RozyckiMIPS/opcodes: Do not use CP0 register names for control...
2021-05-29  Maciej W. RozyckiMIPS/opcodes: Add TX39 CP0 register names
2021-05-29  Maciej W. RozyckiMIPS/opcodes: Free up redundant `g' operand code
2021-05-29  Maciej W. RozyckimicroMIPS/opcodes: Refer FPRs rather than FCRs with...
2021-05-27  Peter BergnerPowerPC: Add new xxmr and xxlnot extended mnemonics
2021-05-25  Alan ModraRegen cris files
2021-05-24  Mike Frysingeropcodes: cris: move desc & opc files from sim/
2021-05-18  Job NoormanRISC-V: PR27814, Objdump crashes when disassembling...
2021-05-17  Alex Coplanarm: Fix bugs with MVE vmov from two GPRs to vector...
2021-05-11  Nick CliftonFix an illegal memory access when attempting to disasse...
2021-05-06  Stafford Horneor1k: Implement relocation R_OR1K_GOT_AHI16 for gotha()
2021-05-01  Max Filippovopcodes: xtensa: support branch visualization
2021-04-26  Jan Beulichx86: optimize LEA
2021-04-23  Max Filippovopcodes: xtensa: display loaded literal value
2021-04-23  Max Filippovopcodes: xtensa: improve literal output
2021-04-19  Przemyslaw Wirkusaarch64: New instructions for maintenance of GPT entrie...
2021-04-19  Przemyslaw Wirkusaarch64: Add new data cache maintenance operations
2021-04-19  Jan Beulicharm64: add two initializers
2021-04-16  Przemyslaw Wirkusaarch64: Define RME system registers
2021-04-16  Nelson ChuUpdate the ChangeLog, and add the missing entries.
2021-04-16  Lifang XiaRISC-V: compress "addi d,CV,z" to "c.mv d,CV"
2021-04-12  Alan ModraENABLE_CHECKING in bfd, opcodes, binutils, ld
2021-04-09  Tejas BelagodAArch64: Fix Atomic LD64/ST64 classification.
2021-04-09  Alan ModraPowerPC disassembly of pcrel references
2021-04-07  Alan ModraPR27684, PowerPC missing mfsprg0 and others
2021-04-07  Alan ModraPR27676, PowerPC missing extended dcbt, dcbtst mnemonics
2021-04-06  Alan ModraReturn symbol from symbol_at_address_func
2021-04-05  Alan ModraC99 opcodes configury
2021-04-01  Martin LiskaRemove strneq macro and use startswith.
2021-03-31  Alan ModraPR27675, PowerPC missing extended mnemonic mfummcr2
2021-03-31  Alan ModraUse bool in opcodes
2021-03-31  Alan ModraRemove bfd_stdint.h
2021-03-30  Jan Beulichx86: drop seg_entry
2021-03-30  Jan Beulichx86: drop REGNAM_{AL,AX,EAX}
2021-03-30  Jan Beulichx86: adjust st(<N>) parsing
2021-03-29  Jan Beulichx86: move some opcode table entries
2021-03-29  Jan Beulichx86: VPSADBW's source operands are also commutative
2021-03-29  Jan Beulichx86: fold SSE2AVX and their base MMX/SSE templates
2021-03-29  Jan Beulichx86: undo Prefix_0X<nn> use in opcode table
2021-03-29  Jan Beulichx86: shrink some struct insn_template fields
2021-03-29  Jan Beulichx86: derive opcode encoding space attribute from base...
2021-03-29  Alan ModraTRUE/FALSE simplification
2021-03-29  Alan Modraopcodes int vs bfd_boolean fixes
2021-03-26  Jan Beulichx86-64: don't accept supposedly disabled MOVQ forms
2021-03-25  Hafiz Abid Qadeer[NIOS2] Fix disassembly of br.n instruction.
2021-03-25  Jan Beulichx86: flag bad S/G insn operand combinations
2021-03-25  Jan Beulichx86: flag as bad AVX512 insns with EVEX.z set but EVEX...
2021-03-25  Jan Beulichx86: fix AMD Zen3 insns
2021-03-25  Alan ModraPR27647 PowerPC extended conditional branch mnemonics
2021-03-24  Jan Beulichx86: derive opcode length from opcode value
2021-03-24  Jan Beulichx86: derive mandatory prefix attribute from base opcode
2021-03-24  Jan Beulichx86: don't use opcode_length to identify pseudo prefixes
2021-03-23  Jan Beulichx86: re-number PREFIX_0X<nn>
2021-03-23  Jan Beulichx86: re-order two fields of struct insn_template
2021-03-23  Jan Beulichx86: split opcode prefix and opcode space representation
2021-03-22  Martin LiskaAdd startswith function and use it instead of CONST_STRNEQ.
2021-03-16  Kuan-Lin ChenRISC-V : Support bitmanip-0.93 ZBA/ZBB/ZBC instructions
2021-03-12  Przemyslaw Wirkusaarch64: Add few missing system registers
2021-03-12  Alan ModraRe: x86: correct decoding of nop/reserved space (0f18...
2021-03-11  Jan Beulichx86: re-order logic in OP_XMM()
2021-03-11  Jan Beulichx86: drop a few redundant EVEX-related checks
2021-03-11  Jan Beulichx86: remove stray uses of xmmq_mode
2021-03-10  Jan Beulichx86/Intel: correct AVX512 S/G disassembly
2021-03-10  Jan Beulichx86: re-arrange enumerator and table entry order
2021-03-10  Jan Beulichx86: reuse further VEX entries for EVEX
2021-03-10  Jan Beulichx86: reuse VEX entries for EVEX vperm{q,pd}
2021-03-10  Jan Beulichx86: re-arrange order of decode for various EVEX opcodes
2021-03-10  Jan Beulichx86: re-arrange order of decode for various mask reg...
2021-03-10  Jan Beulichx86: re-arrange order of decode for various VEX opcodes
2021-03-10  Jan Beulichx86: re-arrange order of decode for various legacy...
2021-03-10  Jan Beulichx86: correct decoding of nop/reserved space (0f18 ...
2021-03-09  Jan Beulichx86: fold some prefix related attributes into a single one
2021-03-09  Jan Beulichx86-64: make SYSEXIT handling similar to SYSRET's
2021-03-03  Jan Beulichx86: infer operand count of templates
2021-02-19  Nelson ChuRISC-V: PR27158, fixed UJ/SB types and added CSS/CL...
2021-02-18  Nelson ChuRISC-V: Add bfd/cpu-riscv.h to support all spec version...
2021-02-17  Alan Modraread_leb128 overflow checking
2021-02-16  Jan Beulichx86: CVTPI2PD has special behavior
next
This page took 0.05889 seconds and 7 git commands to generate.