projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'x86-urgent-for-linus' of git://git.kernel.org/pub/scm/linux/kernel...
[deliverable/linux.git] / drivers / net / wireless / intel / iwlwifi / mvm / fw-dbg.c
CommitLineData
2f89a5d7
GBA		 1/******************************************************************************
2 *
3 * This file is provided under a dual BSD/GPLv2 license. When using or
4 * redistributing this file, you may do so under either license.
5 *
6 * GPL LICENSE SUMMARY
7 *
8 * Copyright(c) 2008 - 2014 Intel Corporation. All rights reserved.
9 * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
10 * Copyright(c) 2015 Intel Deutschland GmbH
11 *
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of version 2 of the GNU General Public License as
14 * published by the Free Software Foundation.
15 *
16 * This program is distributed in the hope that it will be useful, but
17 * WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
19 * General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program;
23 *
24 * The full GNU General Public License is included in this distribution
25 * in the file called COPYING.
26 *
27 * Contact Information:
d01c5366 28 * Intel Linux Wireless <linuxwifi@intel.com>
2f89a5d7
GBA		 29 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
30 *
31 * BSD LICENSE
32 *
33 * Copyright(c) 2005 - 2014 Intel Corporation. All rights reserved.
34 * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
35 * Copyright(c) 2015 Intel Deutschland GmbH
36 * All rights reserved.
37 *
38 * Redistribution and use in source and binary forms, with or without
39 * modification, are permitted provided that the following conditions
40 * are met:
41 *
42 * * Redistributions of source code must retain the above copyright
43 * notice, this list of conditions and the following disclaimer.
44 * * Redistributions in binary form must reproduce the above copyright
45 * notice, this list of conditions and the following disclaimer in
46 * the documentation and/or other materials provided with the
47 * distribution.
48 * * Neither the name Intel Corporation nor the names of its
49 * contributors may be used to endorse or promote products derived
50 * from this software without specific prior written permission.
51 *
52 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
53 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
54 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
55 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
56 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
57 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
58 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
59 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
60 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
61 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
62 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
63 *
64 *****************************************************************************/
65#include <linux/devcoredump.h>
66
67#include "fw-dbg.h"
68#include "iwl-io.h"
69#include "mvm.h"
70#include "iwl-prph.h"
71#include "iwl-csr.h"
72
73static ssize_t iwl_mvm_read_coredump(char *buffer, loff_t offset, size_t count,
74 const void *data, size_t datalen)
75{
76 const struct iwl_mvm_dump_ptrs *dump_ptrs = data;
77 ssize_t bytes_read;
78 ssize_t bytes_read_trans;
79
80 if (offset < dump_ptrs->op_mode_len) {
81 bytes_read = min_t(ssize_t, count,
82 dump_ptrs->op_mode_len - offset);
83 memcpy(buffer, (u8 *)dump_ptrs->op_mode_ptr + offset,
84 bytes_read);
85 offset += bytes_read;
86 count -= bytes_read;
87
88 if (count == 0)
89 return bytes_read;
90 } else {
91 bytes_read = 0;
92 }
93
94 if (!dump_ptrs->trans_ptr)
95 return bytes_read;
96
97 offset -= dump_ptrs->op_mode_len;
98 bytes_read_trans = min_t(ssize_t, count,
99 dump_ptrs->trans_ptr->len - offset);
100 memcpy(buffer + bytes_read,
101 (u8 *)dump_ptrs->trans_ptr->data + offset,
102 bytes_read_trans);
103
104 return bytes_read + bytes_read_trans;
105}
106
107static void iwl_mvm_free_coredump(const void *data)
108{
109 const struct iwl_mvm_dump_ptrs *fw_error_dump = data;
110
111 vfree(fw_error_dump->op_mode_ptr);
112 vfree(fw_error_dump->trans_ptr);
113 kfree(fw_error_dump);
114}
115
976f15a8
EG		 116#define RADIO_REG_MAX_READ 0x2ad
117static void iwl_mvm_read_radio_reg(struct iwl_mvm *mvm,
118 struct iwl_fw_error_dump_data **dump_data)
119{
120 u8 *pos = (void *)(*dump_data)->data;
121 unsigned long flags;
122 int i;
123
124 if (!iwl_trans_grab_nic_access(mvm->trans, &flags))
125 return;
126
127 (*dump_data)->type = cpu_to_le32(IWL_FW_ERROR_DUMP_RADIO_REG);
128 (*dump_data)->len = cpu_to_le32(RADIO_REG_MAX_READ);
129
130 for (i = 0; i < RADIO_REG_MAX_READ; i++) {
131 u32 rd_cmd = RADIO_RSP_RD_CMD;
132
133 rd_cmd |= i << RADIO_RSP_ADDR_POS;
134 iwl_write_prph_no_grab(mvm->trans, RSP_RADIO_CMD, rd_cmd);
135 *pos = (u8)iwl_read_prph_no_grab(mvm->trans, RSP_RADIO_RDDAT);
136
137 pos++;
138 }
139
140 *dump_data = iwl_fw_error_next_data(*dump_data);
141
142 iwl_trans_release_nic_access(mvm->trans, &flags);
143}
144
2f89a5d7
GBA		 145static void iwl_mvm_dump_fifos(struct iwl_mvm *mvm,
146 struct iwl_fw_error_dump_data **dump_data)
147{
148 struct iwl_fw_error_dump_fifo *fifo_hdr;
149 u32 *fifo_data;
150 u32 fifo_len;
151 unsigned long flags;
152 int i, j;
153
23ba9340 154 if (!iwl_trans_grab_nic_access(mvm->trans, &flags))
2f89a5d7
GBA		 155 return;
156
157 /* Pull RXF data from all RXFs */
158 for (i = 0; i < ARRAY_SIZE(mvm->shared_mem_cfg.rxfifo_size); i++) {
159 /*
160 * Keep aside the additional offset that might be needed for
161 * next RXF
162 */
163 u32 offset_diff = RXF_DIFF_FROM_PREV * i;
164
165 fifo_hdr = (void *)(*dump_data)->data;
166 fifo_data = (void *)fifo_hdr->data;
167 fifo_len = mvm->shared_mem_cfg.rxfifo_size[i];
168
169 /* No need to try to read the data if the length is 0 */
170 if (fifo_len == 0)
171 continue;
172
173 /* Add a TLV for the RXF */
174 (*dump_data)->type = cpu_to_le32(IWL_FW_ERROR_DUMP_RXF);
175 (*dump_data)->len = cpu_to_le32(fifo_len + sizeof(*fifo_hdr));
176
177 fifo_hdr->fifo_num = cpu_to_le32(i);
178 fifo_hdr->available_bytes =
179 cpu_to_le32(iwl_trans_read_prph(mvm->trans,
180 RXF_RD_D_SPACE +
181 offset_diff));
182 fifo_hdr->wr_ptr =
183 cpu_to_le32(iwl_trans_read_prph(mvm->trans,
184 RXF_RD_WR_PTR +
185 offset_diff));
186 fifo_hdr->rd_ptr =
187 cpu_to_le32(iwl_trans_read_prph(mvm->trans,
188 RXF_RD_RD_PTR +
189 offset_diff));
190 fifo_hdr->fence_ptr =
191 cpu_to_le32(iwl_trans_read_prph(mvm->trans,
192 RXF_RD_FENCE_PTR +
193 offset_diff));
194 fifo_hdr->fence_mode =
195 cpu_to_le32(iwl_trans_read_prph(mvm->trans,
196 RXF_SET_FENCE_MODE +
197 offset_diff));
198
199 /* Lock fence */
200 iwl_trans_write_prph(mvm->trans,
201 RXF_SET_FENCE_MODE + offset_diff, 0x1);
202 /* Set fence pointer to the same place like WR pointer */
203 iwl_trans_write_prph(mvm->trans,
204 RXF_LD_WR2FENCE + offset_diff, 0x1);
205 /* Set fence offset */
206 iwl_trans_write_prph(mvm->trans,
207 RXF_LD_FENCE_OFFSET_ADDR + offset_diff,
208 0x0);
209
210 /* Read FIFO */
211 fifo_len /= sizeof(u32); /* Size in DWORDS */
212 for (j = 0; j < fifo_len; j++)
213 fifo_data[j] = iwl_trans_read_prph(mvm->trans,
214 RXF_FIFO_RD_FENCE_INC +
215 offset_diff);
216 *dump_data = iwl_fw_error_next_data(*dump_data);
217 }
218
219 /* Pull TXF data from all TXFs */
220 for (i = 0; i < ARRAY_SIZE(mvm->shared_mem_cfg.txfifo_size); i++) {
221 /* Mark the number of TXF we're pulling now */
222 iwl_trans_write_prph(mvm->trans, TXF_LARC_NUM, i);
223
224 fifo_hdr = (void *)(*dump_data)->data;
225 fifo_data = (void *)fifo_hdr->data;
226 fifo_len = mvm->shared_mem_cfg.txfifo_size[i];
227
228 /* No need to try to read the data if the length is 0 */
229 if (fifo_len == 0)
230 continue;
231
232 /* Add a TLV for the FIFO */
233 (*dump_data)->type = cpu_to_le32(IWL_FW_ERROR_DUMP_TXF);
234 (*dump_data)->len = cpu_to_le32(fifo_len + sizeof(*fifo_hdr));
235
236 fifo_hdr->fifo_num = cpu_to_le32(i);
237 fifo_hdr->available_bytes =
238 cpu_to_le32(iwl_trans_read_prph(mvm->trans,
239 TXF_FIFO_ITEM_CNT));
240 fifo_hdr->wr_ptr =
241 cpu_to_le32(iwl_trans_read_prph(mvm->trans,
242 TXF_WR_PTR));
243 fifo_hdr->rd_ptr =
244 cpu_to_le32(iwl_trans_read_prph(mvm->trans,
245 TXF_RD_PTR));
246 fifo_hdr->fence_ptr =
247 cpu_to_le32(iwl_trans_read_prph(mvm->trans,
248 TXF_FENCE_PTR));
249 fifo_hdr->fence_mode =
250 cpu_to_le32(iwl_trans_read_prph(mvm->trans,
251 TXF_LOCK_FENCE));
252
253 /* Set the TXF_READ_MODIFY_ADDR to TXF_WR_PTR */
254 iwl_trans_write_prph(mvm->trans, TXF_READ_MODIFY_ADDR,
255 TXF_WR_PTR);
256
257 /* Dummy-read to advance the read pointer to the head */
258 iwl_trans_read_prph(mvm->trans, TXF_READ_MODIFY_DATA);
259
260 /* Read FIFO */
261 fifo_len /= sizeof(u32); /* Size in DWORDS */
262 for (j = 0; j < fifo_len; j++)
263 fifo_data[j] = iwl_trans_read_prph(mvm->trans,
264 TXF_READ_MODIFY_DATA);
265 *dump_data = iwl_fw_error_next_data(*dump_data);
266 }
267
268 iwl_trans_release_nic_access(mvm->trans, &flags);
269}
270
271void iwl_mvm_free_fw_dump_desc(struct iwl_mvm *mvm)
272{
9fb7807c 273 if (mvm->fw_dump_desc == &iwl_mvm_dump_desc_assert)
2f89a5d7
GBA		 274 return;
275
276 kfree(mvm->fw_dump_desc);
277 mvm->fw_dump_desc = NULL;
278}
279
280#define IWL8260_ICCM_OFFSET 0x44000 /* Only for B-step */
281#define IWL8260_ICCM_LEN 0xC000 /* Only for B-step */
282
283static const struct {
284 u32 start, end;
285} iwl_prph_dump_addr[] = {
286 { .start = 0x00a00000, .end = 0x00a00000 },
287 { .start = 0x00a0000c, .end = 0x00a00024 },
288 { .start = 0x00a0002c, .end = 0x00a0003c },
289 { .start = 0x00a00410, .end = 0x00a00418 },
290 { .start = 0x00a00420, .end = 0x00a00420 },
291 { .start = 0x00a00428, .end = 0x00a00428 },
292 { .start = 0x00a00430, .end = 0x00a0043c },
293 { .start = 0x00a00444, .end = 0x00a00444 },
294 { .start = 0x00a004c0, .end = 0x00a004cc },
295 { .start = 0x00a004d8, .end = 0x00a004d8 },
296 { .start = 0x00a004e0, .end = 0x00a004f0 },
297 { .start = 0x00a00840, .end = 0x00a00840 },
298 { .start = 0x00a00850, .end = 0x00a00858 },
299 { .start = 0x00a01004, .end = 0x00a01008 },
300 { .start = 0x00a01010, .end = 0x00a01010 },
301 { .start = 0x00a01018, .end = 0x00a01018 },
302 { .start = 0x00a01024, .end = 0x00a01024 },
303 { .start = 0x00a0102c, .end = 0x00a01034 },
304 { .start = 0x00a0103c, .end = 0x00a01040 },
305 { .start = 0x00a01048, .end = 0x00a01094 },
306 { .start = 0x00a01c00, .end = 0x00a01c20 },
307 { .start = 0x00a01c58, .end = 0x00a01c58 },
308 { .start = 0x00a01c7c, .end = 0x00a01c7c },
309 { .start = 0x00a01c28, .end = 0x00a01c54 },
310 { .start = 0x00a01c5c, .end = 0x00a01c5c },
311 { .start = 0x00a01c60, .end = 0x00a01cdc },
312 { .start = 0x00a01ce0, .end = 0x00a01d0c },
313 { .start = 0x00a01d18, .end = 0x00a01d20 },
314 { .start = 0x00a01d2c, .end = 0x00a01d30 },
315 { .start = 0x00a01d40, .end = 0x00a01d5c },
316 { .start = 0x00a01d80, .end = 0x00a01d80 },
317 { .start = 0x00a01d98, .end = 0x00a01d9c },
318 { .start = 0x00a01da8, .end = 0x00a01da8 },
319 { .start = 0x00a01db8, .end = 0x00a01df4 },
320 { .start = 0x00a01dc0, .end = 0x00a01dfc },
321 { .start = 0x00a01e00, .end = 0x00a01e2c },
322 { .start = 0x00a01e40, .end = 0x00a01e60 },
323 { .start = 0x00a01e68, .end = 0x00a01e6c },
324 { .start = 0x00a01e74, .end = 0x00a01e74 },
325 { .start = 0x00a01e84, .end = 0x00a01e90 },
326 { .start = 0x00a01e9c, .end = 0x00a01ec4 },
327 { .start = 0x00a01ed0, .end = 0x00a01ee0 },
328 { .start = 0x00a01f00, .end = 0x00a01f1c },
329 { .start = 0x00a01f44, .end = 0x00a01ffc },
330 { .start = 0x00a02000, .end = 0x00a02048 },
331 { .start = 0x00a02068, .end = 0x00a020f0 },
332 { .start = 0x00a02100, .end = 0x00a02118 },
333 { .start = 0x00a02140, .end = 0x00a0214c },
334 { .start = 0x00a02168, .end = 0x00a0218c },
335 { .start = 0x00a021c0, .end = 0x00a021c0 },
336 { .start = 0x00a02400, .end = 0x00a02410 },
337 { .start = 0x00a02418, .end = 0x00a02420 },
338 { .start = 0x00a02428, .end = 0x00a0242c },
339 { .start = 0x00a02434, .end = 0x00a02434 },
340 { .start = 0x00a02440, .end = 0x00a02460 },
341 { .start = 0x00a02468, .end = 0x00a024b0 },
342 { .start = 0x00a024c8, .end = 0x00a024cc },
343 { .start = 0x00a02500, .end = 0x00a02504 },
344 { .start = 0x00a0250c, .end = 0x00a02510 },
345 { .start = 0x00a02540, .end = 0x00a02554 },
346 { .start = 0x00a02580, .end = 0x00a025f4 },
347 { .start = 0x00a02600, .end = 0x00a0260c },
348 { .start = 0x00a02648, .end = 0x00a02650 },
349 { .start = 0x00a02680, .end = 0x00a02680 },
350 { .start = 0x00a026c0, .end = 0x00a026d0 },
351 { .start = 0x00a02700, .end = 0x00a0270c },
352 { .start = 0x00a02804, .end = 0x00a02804 },
353 { .start = 0x00a02818, .end = 0x00a0281c },
354 { .start = 0x00a02c00, .end = 0x00a02db4 },
355 { .start = 0x00a02df4, .end = 0x00a02fb0 },
356 { .start = 0x00a03000, .end = 0x00a03014 },
357 { .start = 0x00a0301c, .end = 0x00a0302c },
358 { .start = 0x00a03034, .end = 0x00a03038 },
359 { .start = 0x00a03040, .end = 0x00a03048 },
360 { .start = 0x00a03060, .end = 0x00a03068 },
361 { .start = 0x00a03070, .end = 0x00a03074 },
362 { .start = 0x00a0307c, .end = 0x00a0307c },
363 { .start = 0x00a03080, .end = 0x00a03084 },
364 { .start = 0x00a0308c, .end = 0x00a03090 },
365 { .start = 0x00a03098, .end = 0x00a03098 },
366 { .start = 0x00a030a0, .end = 0x00a030a0 },
367 { .start = 0x00a030a8, .end = 0x00a030b4 },
368 { .start = 0x00a030bc, .end = 0x00a030bc },
369 { .start = 0x00a030c0, .end = 0x00a0312c },
370 { .start = 0x00a03c00, .end = 0x00a03c5c },
371 { .start = 0x00a04400, .end = 0x00a04454 },
372 { .start = 0x00a04460, .end = 0x00a04474 },
373 { .start = 0x00a044c0, .end = 0x00a044ec },
374 { .start = 0x00a04500, .end = 0x00a04504 },
375 { .start = 0x00a04510, .end = 0x00a04538 },
376 { .start = 0x00a04540, .end = 0x00a04548 },
377 { .start = 0x00a04560, .end = 0x00a0457c },
378 { .start = 0x00a04590, .end = 0x00a04598 },
379 { .start = 0x00a045c0, .end = 0x00a045f4 },
e8f0c4d8 380 { .start = 0x00a44000, .end = 0x00a7bf80 },
2f89a5d7
GBA		 381};
382
383static u32 iwl_dump_prph(struct iwl_trans *trans,
384 struct iwl_fw_error_dump_data **data)
385{
386 struct iwl_fw_error_dump_prph *prph;
387 unsigned long flags;
388 u32 prph_len = 0, i;
389
23ba9340 390 if (!iwl_trans_grab_nic_access(trans, &flags))
2f89a5d7
GBA		 391 return 0;
392
393 for (i = 0; i < ARRAY_SIZE(iwl_prph_dump_addr); i++) {
394 /* The range includes both boundaries */
395 int num_bytes_in_chunk = iwl_prph_dump_addr[i].end -
396 iwl_prph_dump_addr[i].start + 4;
397 int reg;
398 __le32 *val;
399
400 prph_len += sizeof(**data) + sizeof(*prph) + num_bytes_in_chunk;
401
402 (*data)->type = cpu_to_le32(IWL_FW_ERROR_DUMP_PRPH);
403 (*data)->len = cpu_to_le32(sizeof(*prph) +
404 num_bytes_in_chunk);
405 prph = (void *)(*data)->data;
406 prph->prph_start = cpu_to_le32(iwl_prph_dump_addr[i].start);
407 val = (void *)prph->data;
408
409 for (reg = iwl_prph_dump_addr[i].start;
410 reg <= iwl_prph_dump_addr[i].end;
411 reg += 4)
412 *val++ = cpu_to_le32(iwl_read_prph_no_grab(trans,
413 reg));
414
95a451c5 415 *data = iwl_fw_error_next_data(*data);
2f89a5d7
GBA		 416 }
417
418 iwl_trans_release_nic_access(trans, &flags);
419
420 return prph_len;
421}
422
423void iwl_mvm_fw_error_dump(struct iwl_mvm *mvm)
424{
425 struct iwl_fw_error_dump_file *dump_file;
426 struct iwl_fw_error_dump_data *dump_data;
427 struct iwl_fw_error_dump_info *dump_info;
428 struct iwl_fw_error_dump_mem *dump_mem;
429 struct iwl_fw_error_dump_trigger_desc *dump_trig;
430 struct iwl_mvm_dump_ptrs *fw_error_dump;
431 u32 sram_len, sram_ofs;
976f15a8 432 u32 file_len, fifo_data_len = 0, prph_len = 0, radio_len = 0;
2f89a5d7
GBA		 433 u32 smem_len = mvm->cfg->smem_len;
434 u32 sram2_len = mvm->cfg->dccm2_len;
435 bool monitor_dump_only = false;
436 int i;
437
33efe947
GBA		 438 if (!IWL_MVM_COLLECT_FW_ERR_DUMP &&
439 !mvm->trans->dbg_dest_tlv)
440 return;
441
2f89a5d7
GBA		 442 lockdep_assert_held(&mvm->mutex);
443
444 /* there's no point in fw dump if the bus is dead */
445 if (test_bit(STATUS_TRANS_DEAD, &mvm->trans->status)) {
446 IWL_ERR(mvm, "Skip fw error dump since bus is dead\n");
9fb7807c 447 goto out;
2f89a5d7
GBA		 448 }
449
450 if (mvm->fw_dump_trig &&
451 mvm->fw_dump_trig->mode & IWL_FW_DBG_TRIGGER_MONITOR_ONLY)
452 monitor_dump_only = true;
453
454 fw_error_dump = kzalloc(sizeof(*fw_error_dump), GFP_KERNEL);
455 if (!fw_error_dump)
9fb7807c 456 goto out;
2f89a5d7
GBA		 457
458 /* SRAM - include stack CCM if driver knows the values for it */
459 if (!mvm->cfg->dccm_offset || !mvm->cfg->dccm_len) {
460 const struct fw_img *img;
461
462 img = &mvm->fw->img[mvm->cur_ucode];
463 sram_ofs = img->sec[IWL_UCODE_SECTION_DATA].offset;
464 sram_len = img->sec[IWL_UCODE_SECTION_DATA].len;
465 } else {
466 sram_ofs = mvm->cfg->dccm_offset;
467 sram_len = mvm->cfg->dccm_len;
468 }
469
470 /* reading RXF/TXF sizes */
471 if (test_bit(STATUS_FW_ERROR, &mvm->trans->status)) {
472 struct iwl_mvm_shared_mem_cfg *mem_cfg = &mvm->shared_mem_cfg;
473
474 fifo_data_len = 0;
475
476 /* Count RXF size */
477 for (i = 0; i < ARRAY_SIZE(mem_cfg->rxfifo_size); i++) {
478 if (!mem_cfg->rxfifo_size[i])
479 continue;
480
481 /* Add header info */
482 fifo_data_len += mem_cfg->rxfifo_size[i] +
483 sizeof(*dump_data) +
484 sizeof(struct iwl_fw_error_dump_fifo);
485 }
486
487 for (i = 0; i < ARRAY_SIZE(mem_cfg->txfifo_size); i++) {
488 if (!mem_cfg->txfifo_size[i])
489 continue;
490
491 /* Add header info */
492 fifo_data_len += mem_cfg->txfifo_size[i] +
493 sizeof(*dump_data) +
494 sizeof(struct iwl_fw_error_dump_fifo);
495 }
e8f0c4d8
EG		 496
497 /* Make room for PRPH registers */
498 for (i = 0; i < ARRAY_SIZE(iwl_prph_dump_addr); i++) {
499 /* The range includes both boundaries */
500 int num_bytes_in_chunk = iwl_prph_dump_addr[i].end -
501 iwl_prph_dump_addr[i].start + 4;
502
503 prph_len += sizeof(*dump_data) +
504 sizeof(struct iwl_fw_error_dump_prph) +
505 num_bytes_in_chunk;
506 }
976f15a8
EG		 507
508 if (mvm->cfg->device_family == IWL_DEVICE_FAMILY_7000)
509 radio_len = sizeof(*dump_data) + RADIO_REG_MAX_READ;
2f89a5d7
GBA		 510 }
511
512 file_len = sizeof(*dump_file) +
513 sizeof(*dump_data) * 2 +
514 sram_len + sizeof(*dump_mem) +
515 fifo_data_len +
e8f0c4d8 516 prph_len +
976f15a8 517 radio_len +
2f89a5d7
GBA		 518 sizeof(*dump_info);
519
520 /* Make room for the SMEM, if it exists */
521 if (smem_len)
522 file_len += sizeof(*dump_data) + sizeof(*dump_mem) + smem_len;
523
524 /* Make room for the secondary SRAM, if it exists */
525 if (sram2_len)
526 file_len += sizeof(*dump_data) + sizeof(*dump_mem) + sram2_len;
527
528 /* Make room for fw's virtual image pages, if it exists */
f742aaf3
MG		 529 if (mvm->fw->img[mvm->cur_ucode].paging_mem_size &&
530 mvm->fw_paging_db[0].fw_paging_block)
2f89a5d7
GBA		 531 file_len += mvm->num_of_paging_blk *
532 (sizeof(*dump_data) +
533 sizeof(struct iwl_fw_error_dump_paging) +
534 PAGING_BLOCK_SIZE);
535
536 /* If we only want a monitor dump, reset the file length */
537 if (monitor_dump_only) {
538 file_len = sizeof(*dump_file) + sizeof(*dump_data) +
539 sizeof(*dump_info);
540 }
541
2f89a5d7
GBA		 542 /*
543 * In 8000 HW family B-step include the ICCM (which resides separately)
544 */
545 if (mvm->cfg->device_family == IWL_DEVICE_FAMILY_8000 &&
546 CSR_HW_REV_STEP(mvm->trans->hw_rev) == SILICON_B_STEP)
547 file_len += sizeof(*dump_data) + sizeof(*dump_mem) +
548 IWL8260_ICCM_LEN;
549
550 if (mvm->fw_dump_desc)
551 file_len += sizeof(*dump_data) + sizeof(*dump_trig) +
552 mvm->fw_dump_desc->len;
553
554 dump_file = vzalloc(file_len);
555 if (!dump_file) {
556 kfree(fw_error_dump);
9fb7807c 557 goto out;
2f89a5d7
GBA		 558 }
559
560 fw_error_dump->op_mode_ptr = dump_file;
561
562 dump_file->barker = cpu_to_le32(IWL_FW_ERROR_DUMP_BARKER);
563 dump_data = (void *)dump_file->data;
564
565 dump_data->type = cpu_to_le32(IWL_FW_ERROR_DUMP_DEV_FW_INFO);
566 dump_data->len = cpu_to_le32(sizeof(*dump_info));
567 dump_info = (void *)dump_data->data;
568 dump_info->device_family =
569 mvm->cfg->device_family == IWL_DEVICE_FAMILY_7000 ?
570 cpu_to_le32(IWL_FW_ERROR_DUMP_FAMILY_7) :
571 cpu_to_le32(IWL_FW_ERROR_DUMP_FAMILY_8);
572 dump_info->hw_step = cpu_to_le32(CSR_HW_REV_STEP(mvm->trans->hw_rev));
573 memcpy(dump_info->fw_human_readable, mvm->fw->human_readable,
574 sizeof(dump_info->fw_human_readable));
575 strncpy(dump_info->dev_human_readable, mvm->cfg->name,
576 sizeof(dump_info->dev_human_readable));
577 strncpy(dump_info->bus_human_readable, mvm->dev->bus->name,
578 sizeof(dump_info->bus_human_readable));
579
580 dump_data = iwl_fw_error_next_data(dump_data);
581 /* We only dump the FIFOs if the FW is in error state */
976f15a8 582 if (test_bit(STATUS_FW_ERROR, &mvm->trans->status)) {
2f89a5d7 583 iwl_mvm_dump_fifos(mvm, &dump_data);
976f15a8
EG		 584 if (radio_len)
585 iwl_mvm_read_radio_reg(mvm, &dump_data);
586 }
2f89a5d7
GBA		 587
588 if (mvm->fw_dump_desc) {
589 dump_data->type = cpu_to_le32(IWL_FW_ERROR_DUMP_ERROR_INFO);
590 dump_data->len = cpu_to_le32(sizeof(*dump_trig) +
591 mvm->fw_dump_desc->len);
592 dump_trig = (void *)dump_data->data;
593 memcpy(dump_trig, &mvm->fw_dump_desc->trig_desc,
594 sizeof(*dump_trig) + mvm->fw_dump_desc->len);
595
2f89a5d7
GBA		 596 dump_data = iwl_fw_error_next_data(dump_data);
597 }
598
599 /* In case we only want monitor dump, skip to dump trasport data */
600 if (monitor_dump_only)
601 goto dump_trans_data;
602
603 dump_data->type = cpu_to_le32(IWL_FW_ERROR_DUMP_MEM);
604 dump_data->len = cpu_to_le32(sram_len + sizeof(*dump_mem));
605 dump_mem = (void *)dump_data->data;
606 dump_mem->type = cpu_to_le32(IWL_FW_ERROR_DUMP_MEM_SRAM);
607 dump_mem->offset = cpu_to_le32(sram_ofs);
608 iwl_trans_read_mem_bytes(mvm->trans, sram_ofs, dump_mem->data,
609 sram_len);
610
611 if (smem_len) {
612 dump_data = iwl_fw_error_next_data(dump_data);
613 dump_data->type = cpu_to_le32(IWL_FW_ERROR_DUMP_MEM);
614 dump_data->len = cpu_to_le32(smem_len + sizeof(*dump_mem));
615 dump_mem = (void *)dump_data->data;
616 dump_mem->type = cpu_to_le32(IWL_FW_ERROR_DUMP_MEM_SMEM);
617 dump_mem->offset = cpu_to_le32(mvm->cfg->smem_offset);
618 iwl_trans_read_mem_bytes(mvm->trans, mvm->cfg->smem_offset,
619 dump_mem->data, smem_len);
620 }
621
622 if (sram2_len) {
623 dump_data = iwl_fw_error_next_data(dump_data);
624 dump_data->type = cpu_to_le32(IWL_FW_ERROR_DUMP_MEM);
625 dump_data->len = cpu_to_le32(sram2_len + sizeof(*dump_mem));
626 dump_mem = (void *)dump_data->data;
627 dump_mem->type = cpu_to_le32(IWL_FW_ERROR_DUMP_MEM_SRAM);
628 dump_mem->offset = cpu_to_le32(mvm->cfg->dccm2_offset);
629 iwl_trans_read_mem_bytes(mvm->trans, mvm->cfg->dccm2_offset,
630 dump_mem->data, sram2_len);
631 }
632
633 if (mvm->cfg->device_family == IWL_DEVICE_FAMILY_8000 &&
634 CSR_HW_REV_STEP(mvm->trans->hw_rev) == SILICON_B_STEP) {
635 dump_data = iwl_fw_error_next_data(dump_data);
636 dump_data->type = cpu_to_le32(IWL_FW_ERROR_DUMP_MEM);
637 dump_data->len = cpu_to_le32(IWL8260_ICCM_LEN +
638 sizeof(*dump_mem));
639 dump_mem = (void *)dump_data->data;
640 dump_mem->type = cpu_to_le32(IWL_FW_ERROR_DUMP_MEM_SRAM);
641 dump_mem->offset = cpu_to_le32(IWL8260_ICCM_OFFSET);
642 iwl_trans_read_mem_bytes(mvm->trans, IWL8260_ICCM_OFFSET,
643 dump_mem->data, IWL8260_ICCM_LEN);
644 }
645
646 /* Dump fw's virtual image */
f742aaf3
MG		 647 if (mvm->fw->img[mvm->cur_ucode].paging_mem_size &&
648 mvm->fw_paging_db[0].fw_paging_block) {
2f89a5d7
GBA		 649 for (i = 1; i < mvm->num_of_paging_blk + 1; i++) {
650 struct iwl_fw_error_dump_paging *paging;
651 struct page *pages =
652 mvm->fw_paging_db[i].fw_paging_block;
653
654 dump_data = iwl_fw_error_next_data(dump_data);
655 dump_data->type = cpu_to_le32(IWL_FW_ERROR_DUMP_PAGING);
656 dump_data->len = cpu_to_le32(sizeof(*paging) +
657 PAGING_BLOCK_SIZE);
658 paging = (void *)dump_data->data;
659 paging->index = cpu_to_le32(i);
660 memcpy(paging->data, page_address(pages),
661 PAGING_BLOCK_SIZE);
662 }
663 }
664
665 dump_data = iwl_fw_error_next_data(dump_data);
e8f0c4d8
EG		 666 if (prph_len)
667 iwl_dump_prph(mvm->trans, &dump_data);
2f89a5d7
GBA		 668
669dump_trans_data:
670 fw_error_dump->trans_ptr = iwl_trans_dump_data(mvm->trans,
671 mvm->fw_dump_trig);
672 fw_error_dump->op_mode_len = file_len;
673 if (fw_error_dump->trans_ptr)
674 file_len += fw_error_dump->trans_ptr->len;
675 dump_file->file_len = cpu_to_le32(file_len);
676
677 dev_coredumpm(mvm->trans->dev, THIS_MODULE, fw_error_dump, 0,
678 GFP_KERNEL, iwl_mvm_read_coredump, iwl_mvm_free_coredump);
679
9fb7807c
EG		 680out:
681 iwl_mvm_free_fw_dump_desc(mvm);
2f89a5d7
GBA		 682 mvm->fw_dump_trig = NULL;
683 clear_bit(IWL_MVM_STATUS_DUMPING_FW_LOG, &mvm->status);
684}
685
a80c7a69 686const struct iwl_mvm_dump_desc iwl_mvm_dump_desc_assert = {
2f89a5d7
GBA		 687 .trig_desc = {
688 .type = cpu_to_le32(FW_DBG_TRIGGER_FW_ASSERT),
689 },
690};
691
692int iwl_mvm_fw_dbg_collect_desc(struct iwl_mvm *mvm,
a80c7a69
EG		 693 const struct iwl_mvm_dump_desc *desc,
694 const struct iwl_fw_dbg_trigger_tlv *trigger)
2f89a5d7
GBA		 695{
696 unsigned int delay = 0;
697
698 if (trigger)
699 delay = msecs_to_jiffies(le32_to_cpu(trigger->stop_delay));
700
701 if (test_and_set_bit(IWL_MVM_STATUS_DUMPING_FW_LOG, &mvm->status))
702 return -EBUSY;
703
704 if (WARN_ON(mvm->fw_dump_desc))
705 iwl_mvm_free_fw_dump_desc(mvm);
706
707 IWL_WARN(mvm, "Collecting data: trigger %d fired.\n",
708 le32_to_cpu(desc->trig_desc.type));
709
710 mvm->fw_dump_desc = desc;
711 mvm->fw_dump_trig = trigger;
712
713 queue_delayed_work(system_wq, &mvm->fw_dump_wk, delay);
714
715 return 0;
716}
717
718int iwl_mvm_fw_dbg_collect(struct iwl_mvm *mvm, enum iwl_fw_dbg_trigger trig,
719 const char *str, size_t len,
a80c7a69 720 const struct iwl_fw_dbg_trigger_tlv *trigger)
2f89a5d7
GBA		 721{
722 struct iwl_mvm_dump_desc *desc;
723
724 desc = kzalloc(sizeof(*desc) + len, GFP_ATOMIC);
725 if (!desc)
726 return -ENOMEM;
727
728 desc->len = len;
729 desc->trig_desc.type = cpu_to_le32(trig);
730 memcpy(desc->trig_desc.data, str, len);
731
732 return iwl_mvm_fw_dbg_collect_desc(mvm, desc, trigger);
733}
734
735int iwl_mvm_fw_dbg_collect_trig(struct iwl_mvm *mvm,
736 struct iwl_fw_dbg_trigger_tlv *trigger,
737 const char *fmt, ...)
738{
739 u16 occurrences = le16_to_cpu(trigger->occurrences);
740 int ret, len = 0;
741 char buf[64];
742
743 if (!occurrences)
744 return 0;
745
746 if (fmt) {
747 va_list ap;
748
749 buf[sizeof(buf) - 1] = '\0';
750
751 va_start(ap, fmt);
752 vsnprintf(buf, sizeof(buf), fmt, ap);
753 va_end(ap);
754
755 /* check for truncation */
756 if (WARN_ON_ONCE(buf[sizeof(buf) - 1]))
757 buf[sizeof(buf) - 1] = '\0';
758
759 len = strlen(buf) + 1;
760 }
761
762 ret = iwl_mvm_fw_dbg_collect(mvm, le32_to_cpu(trigger->id), buf, len,
763 trigger);
764
765 if (ret)
766 return ret;
767
768 trigger->occurrences = cpu_to_le16(occurrences - 1);
769 return 0;
770}
771
772static inline void iwl_mvm_restart_early_start(struct iwl_mvm *mvm)
773{
774 if (mvm->cfg->device_family == IWL_DEVICE_FAMILY_7000)
775 iwl_clear_bits_prph(mvm->trans, MON_BUFF_SAMPLE_CTL, 0x100);
776 else
777 iwl_write_prph(mvm->trans, DBGC_IN_SAMPLE, 1);
778}
779
780int iwl_mvm_start_fw_dbg_conf(struct iwl_mvm *mvm, u8 conf_id)
781{
782 u8 *ptr;
783 int ret;
784 int i;
785
786 if (WARN_ONCE(conf_id >= ARRAY_SIZE(mvm->fw->dbg_conf_tlv),
787 "Invalid configuration %d\n", conf_id))
788 return -EINVAL;
789
790 /* EARLY START - firmware's configuration is hard coded */
791 if ((!mvm->fw->dbg_conf_tlv[conf_id] ||
792 !mvm->fw->dbg_conf_tlv[conf_id]->num_of_hcmds) &&
793 conf_id == FW_DBG_START_FROM_ALIVE) {
794 iwl_mvm_restart_early_start(mvm);
795 return 0;
796 }
797
798 if (!mvm->fw->dbg_conf_tlv[conf_id])
799 return -EINVAL;
800
801 if (mvm->fw_dbg_conf != FW_DBG_INVALID)
802 IWL_WARN(mvm, "FW already configured (%d) - re-configuring\n",
803 mvm->fw_dbg_conf);
804
805 /* Send all HCMDs for configuring the FW debug */
806 ptr = (void *)&mvm->fw->dbg_conf_tlv[conf_id]->hcmd;
807 for (i = 0; i < mvm->fw->dbg_conf_tlv[conf_id]->num_of_hcmds; i++) {
808 struct iwl_fw_dbg_conf_hcmd *cmd = (void *)ptr;
809
810 ret = iwl_mvm_send_cmd_pdu(mvm, cmd->id, 0,
811 le16_to_cpu(cmd->len), cmd->data);
812 if (ret)
813 return ret;
814
815 ptr += sizeof(*cmd);
816 ptr += le16_to_cpu(cmd->len);
817 }
818
819 mvm->fw_dbg_conf = conf_id;
820 return ret;
821}
Linux kernel - Deliverables
This page took 0.074557 seconds and 5 git commands to generate.