arch/mips/mti-malta/malta-setup.c

   1 /*
   2  * Carsten Langgaard, carstenl@mips.com
   3  * Copyright (C) 2000 MIPS Technologies, Inc.  All rights reserved.
   4  * Copyright (C) 2008 Dmitri Vorobiev
   5  *
   6  *  This program is free software; you can distribute it and/or modify it
   7  *  under the terms of the GNU General Public License (Version 2) as
   8  *  published by the Free Software Foundation.
   9  *
  10  *  This program is distributed in the hope it will be useful, but WITHOUT
  11  *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  *  for more details.
  14  *
  15  *  You should have received a copy of the GNU General Public License along
  16  *  with this program; if not, write to the Free Software Foundation, Inc.,
  17  *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
  18  */
  19 #include <linux/cpu.h>
  20 #include <linux/init.h>
  21 #include <linux/sched.h>
  22 #include <linux/ioport.h>
  23 #include <linux/irq.h>
  24 #include <linux/of_fdt.h>
  25 #include <linux/pci.h>
  26 #include <linux/screen_info.h>
  27 #include <linux/time.h>
  28
  29 #include <asm/fw/fw.h>
  30 #include <asm/mach-malta/malta-dtshim.h>
  31 #include <asm/mips-cm.h>
  32 #include <asm/mips-boards/generic.h>
  33 #include <asm/mips-boards/malta.h>
  34 #include <asm/mips-boards/maltaint.h>
  35 #include <asm/dma.h>
  36 #include <asm/prom.h>
  37 #include <asm/traps.h>
  38 #ifdef CONFIG_VT
  39 #include <linux/console.h>
  40 #endif
  41
  42 #define ROCIT_CONFIG_GEN0               0x1f403000
  43 #define  ROCIT_CONFIG_GEN0_PCI_IOCU     BIT(7)
  44
  45 extern void malta_be_init(void);
  46 extern int malta_be_handler(struct pt_regs *regs, int is_fixup);
  47
  48 static struct resource standard_io_resources[] = {
  49         {
  50                 .name = "dma1",
  51                 .start = 0x00,
  52                 .end = 0x1f,
  53                 .flags = IORESOURCE_BUSY
  54         },
  55         {
  56                 .name = "timer",
  57                 .start = 0x40,
  58                 .end = 0x5f,
  59                 .flags = IORESOURCE_BUSY
  60         },
  61         {
  62                 .name = "keyboard",
  63                 .start = 0x60,
  64                 .end = 0x6f,
  65                 .flags = IORESOURCE_BUSY
  66         },
  67         {
  68                 .name = "dma page reg",
  69                 .start = 0x80,
  70                 .end = 0x8f,
  71                 .flags = IORESOURCE_BUSY
  72         },
  73         {
  74                 .name = "dma2",
  75                 .start = 0xc0,
  76                 .end = 0xdf,
  77                 .flags = IORESOURCE_BUSY
  78         },
  79 };
  80
  81 const char *get_system_type(void)
  82 {
  83         return "MIPS Malta";
  84 }
  85
  86 const char display_string[] = "        LINUX ON MALTA       ";
  87
  88 #ifdef CONFIG_BLK_DEV_FD
  89 static void __init fd_activate(void)
  90 {
  91         /*
  92          * Activate Floppy Controller in the SMSC FDC37M817 Super I/O
  93          * Controller.
  94          * Done by YAMON 2.00 onwards
  95          */
  96         /* Entering config state. */
  97         SMSC_WRITE(SMSC_CONFIG_ENTER, SMSC_CONFIG_REG);
  98
  99         /* Activate floppy controller. */
 100         SMSC_WRITE(SMSC_CONFIG_DEVNUM, SMSC_CONFIG_REG);
 101         SMSC_WRITE(SMSC_CONFIG_DEVNUM_FLOPPY, SMSC_DATA_REG);
 102         SMSC_WRITE(SMSC_CONFIG_ACTIVATE, SMSC_CONFIG_REG);
 103         SMSC_WRITE(SMSC_CONFIG_ACTIVATE_ENABLE, SMSC_DATA_REG);
 104
 105         /* Exit config state. */
 106         SMSC_WRITE(SMSC_CONFIG_EXIT, SMSC_CONFIG_REG);
 107 }
 108 #endif
 109
 110 static int __init plat_enable_iocoherency(void)
 111 {
 112         int supported = 0;
 113         u32 cfg;
 114
 115         if (mips_revision_sconid == MIPS_REVISION_SCON_BONITO) {
 116                 if (BONITO_PCICACHECTRL & BONITO_PCICACHECTRL_CPUCOH_PRES) {
 117                         BONITO_PCICACHECTRL |= BONITO_PCICACHECTRL_CPUCOH_EN;
 118                         pr_info("Enabled Bonito CPU coherency\n");
 119                         supported = 1;
 120                 }
 121                 if (strstr(fw_getcmdline(), "iobcuncached")) {
 122                         BONITO_PCICACHECTRL &= ~BONITO_PCICACHECTRL_IOBCCOH_EN;
 123                         BONITO_PCIMEMBASECFG = BONITO_PCIMEMBASECFG &
 124                                 ~(BONITO_PCIMEMBASECFG_MEMBASE0_CACHED |
 125                                   BONITO_PCIMEMBASECFG_MEMBASE1_CACHED);
 126                         pr_info("Disabled Bonito IOBC coherency\n");
 127                 } else {
 128                         BONITO_PCICACHECTRL |= BONITO_PCICACHECTRL_IOBCCOH_EN;
 129                         BONITO_PCIMEMBASECFG |=
 130                                 (BONITO_PCIMEMBASECFG_MEMBASE0_CACHED |
 131                                  BONITO_PCIMEMBASECFG_MEMBASE1_CACHED);
 132                         pr_info("Enabled Bonito IOBC coherency\n");
 133                 }
 134         } else if (mips_cm_numiocu() != 0) {
 135                 /* Nothing special needs to be done to enable coherency */
 136                 pr_info("CMP IOCU detected\n");
 137                 cfg = __raw_readl((u32 *)CKSEG1ADDR(ROCIT_CONFIG_GEN0));
 138                 if (!(cfg & ROCIT_CONFIG_GEN0_PCI_IOCU)) {
 139                         pr_crit("IOCU OPERATION DISABLED BY SWITCH - DEFAULTING TO SW IO COHERENCY\n");
 140                         return 0;
 141                 }
 142                 supported = 1;
 143         }
 144         hw_coherentio = supported;
 145         return supported;
 146 }
 147
 148 static void __init plat_setup_iocoherency(void)
 149 {
 150 #ifdef CONFIG_DMA_NONCOHERENT
 151         /*
 152          * Kernel has been configured with software coherency
 153          * but we might choose to turn it off and use hardware
 154          * coherency instead.
 155          */
 156         if (plat_enable_iocoherency()) {
 157                 if (coherentio == 0)
 158                         pr_info("Hardware DMA cache coherency disabled\n");
 159                 else
 160                         pr_info("Hardware DMA cache coherency enabled\n");
 161         } else {
 162                 if (coherentio == 1)
 163                         pr_info("Hardware DMA cache coherency unsupported, but enabled from command line!\n");
 164                 else
 165                         pr_info("Software DMA cache coherency enabled\n");
 166         }
 167 #else
 168         if (!plat_enable_iocoherency())
 169                 panic("Hardware DMA cache coherency not supported!");
 170 #endif
 171 }
 172
 173 static void __init pci_clock_check(void)
 174 {
 175         unsigned int __iomem *jmpr_p =
 176                 (unsigned int *) ioremap(MALTA_JMPRS_REG, sizeof(unsigned int));
 177         int jmpr = (__raw_readl(jmpr_p) >> 2) & 0x07;
 178         static const int pciclocks[] __initconst = {
 179                 33, 20, 25, 30, 12, 16, 37, 10
 180         };
 181         int pciclock = pciclocks[jmpr];
 182         char *optptr, *argptr = fw_getcmdline();
 183
 184         /*
 185          * If user passed a pci_clock= option, don't tack on another one
 186          */
 187         optptr = strstr(argptr, "pci_clock=");
 188         if (optptr && (optptr == argptr || optptr[-1] == ' '))
 189                 return;
 190
 191         if (pciclock != 33) {
 192                 pr_warn("WARNING: PCI clock is %dMHz, setting pci_clock\n",
 193                         pciclock);
 194                 argptr += strlen(argptr);
 195                 sprintf(argptr, " pci_clock=%d", pciclock);
 196                 if (pciclock < 20 || pciclock > 66)
 197                         pr_warn("WARNING: IDE timing calculations will be "
 198                                 "incorrect\n");
 199         }
 200 }
 201
 202 #if defined(CONFIG_VT) && defined(CONFIG_VGA_CONSOLE)
 203 static void __init screen_info_setup(void)
 204 {
 205         screen_info = (struct screen_info) {
 206                 .orig_x = 0,
 207                 .orig_y = 25,
 208                 .ext_mem_k = 0,
 209                 .orig_video_page = 0,
 210                 .orig_video_mode = 0,
 211                 .orig_video_cols = 80,
 212                 .unused2 = 0,
 213                 .orig_video_ega_bx = 0,
 214                 .unused3 = 0,
 215                 .orig_video_lines = 25,
 216                 .orig_video_isVGA = VIDEO_TYPE_VGAC,
 217                 .orig_video_points = 16
 218         };
 219 }
 220 #endif
 221
 222 static void __init bonito_quirks_setup(void)
 223 {
 224         char *argptr;
 225
 226         argptr = fw_getcmdline();
 227         if (strstr(argptr, "debug")) {
 228                 BONITO_BONGENCFG |= BONITO_BONGENCFG_DEBUGMODE;
 229                 pr_info("Enabled Bonito debug mode\n");
 230         } else
 231                 BONITO_BONGENCFG &= ~BONITO_BONGENCFG_DEBUGMODE;
 232
 233 #ifdef CONFIG_DMA_COHERENT
 234         if (BONITO_PCICACHECTRL & BONITO_PCICACHECTRL_CPUCOH_PRES) {
 235                 BONITO_PCICACHECTRL |= BONITO_PCICACHECTRL_CPUCOH_EN;
 236                 pr_info("Enabled Bonito CPU coherency\n");
 237
 238                 argptr = fw_getcmdline();
 239                 if (strstr(argptr, "iobcuncached")) {
 240                         BONITO_PCICACHECTRL &= ~BONITO_PCICACHECTRL_IOBCCOH_EN;
 241                         BONITO_PCIMEMBASECFG = BONITO_PCIMEMBASECFG &
 242                                 ~(BONITO_PCIMEMBASECFG_MEMBASE0_CACHED |
 243                                         BONITO_PCIMEMBASECFG_MEMBASE1_CACHED);
 244                         pr_info("Disabled Bonito IOBC coherency\n");
 245                 } else {
 246                         BONITO_PCICACHECTRL |= BONITO_PCICACHECTRL_IOBCCOH_EN;
 247                         BONITO_PCIMEMBASECFG |=
 248                                 (BONITO_PCIMEMBASECFG_MEMBASE0_CACHED |
 249                                         BONITO_PCIMEMBASECFG_MEMBASE1_CACHED);
 250                         pr_info("Enabled Bonito IOBC coherency\n");
 251                 }
 252         } else
 253                 panic("Hardware DMA cache coherency not supported");
 254 #endif
 255 }
 256
 257 void __init *plat_get_fdt(void)
 258 {
 259         return (void *)__dtb_start;
 260 }
 261
 262 void __init plat_mem_setup(void)
 263 {
 264         unsigned int i;
 265         void *fdt = plat_get_fdt();
 266
 267         fdt = malta_dt_shim(fdt);
 268         __dt_setup_arch(fdt);
 269
 270         if (IS_ENABLED(CONFIG_EVA))
 271                 /* EVA has already been configured in mach-malta/kernel-init.h */
 272                 pr_info("Enhanced Virtual Addressing (EVA) activated\n");
 273
 274         mips_pcibios_init();
 275
 276         /* Request I/O space for devices used on the Malta board. */
 277         for (i = 0; i < ARRAY_SIZE(standard_io_resources); i++)
 278                 request_resource(&ioport_resource, standard_io_resources+i);
 279
 280         /*
 281          * Enable DMA channel 4 (cascade channel) in the PIIX4 south bridge.
 282          */
 283         enable_dma(4);
 284
 285 #ifdef CONFIG_DMA_COHERENT
 286         if (mips_revision_sconid != MIPS_REVISION_SCON_BONITO)
 287                 panic("Hardware DMA cache coherency not supported");
 288 #endif
 289
 290         if (mips_revision_sconid == MIPS_REVISION_SCON_BONITO)
 291                 bonito_quirks_setup();
 292
 293         plat_setup_iocoherency();
 294
 295         pci_clock_check();
 296
 297 #ifdef CONFIG_BLK_DEV_FD
 298         fd_activate();
 299 #endif
 300
 301 #if defined(CONFIG_VT) && defined(CONFIG_VGA_CONSOLE)
 302         screen_info_setup();
 303 #endif
 304
 305         board_be_init = malta_be_init;
 306         board_be_handler = malta_be_handler;
 307 }