perf/x86/amd: Cleanup Fam10h NB event constraints
authorPeter Zijlstra <peterz@infradead.org>
Fri, 25 Mar 2016 14:52:35 +0000 (15:52 +0100)
committerThomas Gleixner <tglx@linutronix.de>
Tue, 29 Mar 2016 08:45:04 +0000 (10:45 +0200)
commit32b62f446827f696cc474a6d83cea93693c5ed49
treea83670bcf7bf8190363a3a900e91fb8531236a2f
parentee6825c80e870fff1a370c718ec77022ade0889b
perf/x86/amd: Cleanup Fam10h NB event constraints

Avoid allocating the AMD NB event constraints data structure when not
needed. This gets rid of x86_max_cores usage and avoids allocating
this on AMD Core Perfctr supporting hardware (which has separate MSRs
for NB events).

Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Signed-off-by: Borislav Petkov <bp@suse.de>
Cc: aherrmann@suse.com
Cc: Rui Huang <ray.huang@amd.com>
Cc: Borislav Petkov <bp@alien8.de>
Cc: jencce.kernel@gmail.com
Link: http://lkml.kernel.org/r/20160320124629.GY6375@twins.programming.kicks-ass.net
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
arch/x86/events/amd/core.c
arch/x86/events/perf_event.h
This page took 0.025462 seconds and 5 git commands to generate.