Commit | Line | Data |
---|---|---|
387450fc DL |
1 | /* |
2 | * Support for CompuLab CL-SOM-AM57x System-on-Module | |
3 | * | |
4 | * Copyright (C) 2015 CompuLab Ltd. - http://www.compulab.co.il/ | |
5 | * Author: Dmitry Lifshitz <lifshitz@compulab.co.il> | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or modify it | |
8 | * under the terms of the GNU General Public License version 2 as published by | |
9 | * the Free Software Foundation. | |
10 | */ | |
11 | ||
12 | /dts-v1/; | |
13 | ||
14 | #include <dt-bindings/gpio/gpio.h> | |
15 | #include <dt-bindings/interrupt-controller/irq.h> | |
16 | #include "dra74x.dtsi" | |
17 | ||
18 | / { | |
19 | model = "CompuLab CL-SOM-AM57x"; | |
20 | compatible = "compulab,cl-som-am57x", "ti,am5728", "ti,dra742", "ti,dra74", "ti,dra7"; | |
21 | ||
22 | memory { | |
23 | device_type = "memory"; | |
24 | reg = <0x80000000 0x20000000>; /* 512 MB - minimal configuration */ | |
25 | }; | |
26 | ||
27 | leds { | |
28 | compatible = "gpio-leds"; | |
29 | pinctrl-names = "default"; | |
30 | pinctrl-0 = <&leds_pins_default>; | |
31 | ||
32 | led@0 { | |
33 | label = "cl-som-am57x:green"; | |
34 | gpios = <&gpio2 5 GPIO_ACTIVE_HIGH>; | |
35 | linux,default-trigger = "heartbeat"; | |
36 | default-state = "off"; | |
37 | }; | |
38 | }; | |
39 | }; | |
40 | ||
41 | &dra7_pmx_core { | |
42 | leds_pins_default: leds_pins_default { | |
43 | pinctrl-single,pins = < | |
44 | DRA7XX_CORE_IOPAD(0x347c, PIN_OUTPUT | MUX_MODE14) /* gpmc_a15.gpio2_5 */ | |
45 | >; | |
46 | }; | |
47 | ||
48 | i2c1_pins_default: i2c1_pins_default { | |
49 | pinctrl-single,pins = < | |
50 | DRA7XX_CORE_IOPAD(0x3800, PIN_INPUT_PULLUP | MUX_MODE0) /* i2c1_sda.sda */ | |
51 | DRA7XX_CORE_IOPAD(0x3804, PIN_INPUT_PULLUP | MUX_MODE0) /* i2c1_scl.scl */ | |
52 | >; | |
53 | }; | |
54 | ||
5691b61f DL |
55 | i2c3_pins_default: i2c3_pins_default { |
56 | pinctrl-single,pins = < | |
57 | DRA7XX_CORE_IOPAD(0x36a4, PIN_INPUT| MUX_MODE10) /* mcasp1_aclkx.i2c3_sda */ | |
58 | DRA7XX_CORE_IOPAD(0x36a8, PIN_INPUT| MUX_MODE10) /* mcasp1_fsx.i2c3_scl */ | |
59 | >; | |
60 | }; | |
61 | ||
387450fc DL |
62 | i2c4_pins_default: i2c4_pins_default { |
63 | pinctrl-single,pins = < | |
64 | DRA7XX_CORE_IOPAD(0x36ac, PIN_INPUT| MUX_MODE10) /* mcasp1_acl.i2c4_sda */ | |
65 | DRA7XX_CORE_IOPAD(0x36b0, PIN_INPUT| MUX_MODE10) /* mcasp1_fsr.i2c4_scl */ | |
66 | >; | |
67 | }; | |
68 | ||
69 | tps659038_pins_default: tps659038_pins_default { | |
70 | pinctrl-single,pins = < | |
71 | DRA7XX_CORE_IOPAD(0x3818, PIN_INPUT_PULLUP | MUX_MODE14) /* wakeup0.gpio1_0 */ | |
72 | >; | |
73 | }; | |
74 | }; | |
75 | ||
76 | &i2c1 { | |
77 | status = "okay"; | |
78 | pinctrl-names = "default"; | |
79 | pinctrl-0 = <&i2c1_pins_default>; | |
80 | clock-frequency = <400000>; | |
81 | }; | |
82 | ||
5691b61f DL |
83 | &i2c3 { |
84 | status = "okay"; | |
85 | pinctrl-names = "default"; | |
86 | pinctrl-0 = <&i2c3_pins_default>; | |
87 | clock-frequency = <400000>; | |
88 | }; | |
89 | ||
387450fc DL |
90 | &i2c4 { |
91 | status = "okay"; | |
92 | pinctrl-names = "default"; | |
93 | pinctrl-0 = <&i2c4_pins_default>; | |
94 | clock-frequency = <400000>; | |
95 | ||
96 | tps659038: tps659038@58 { | |
97 | compatible = "ti,tps659038"; | |
98 | reg = <0x58>; | |
99 | interrupt-parent = <&gpio1>; | |
100 | interrupts = <0 IRQ_TYPE_LEVEL_LOW>; | |
101 | ||
102 | pinctrl-names = "default"; | |
103 | pinctrl-0 = <&tps659038_pins_default>; | |
104 | ||
105 | #interrupt-cells = <2>; | |
106 | interrupt-controller; | |
107 | ||
108 | ti,system-power-controller; | |
109 | ||
110 | tps659038_pmic { | |
111 | compatible = "ti,tps659038-pmic"; | |
112 | ||
113 | regulators { | |
114 | smps12_reg: smps12 { | |
115 | /* VDD_MPU */ | |
116 | regulator-name = "smps12"; | |
117 | regulator-min-microvolt = < 850000>; | |
118 | regulator-max-microvolt = <1250000>; | |
119 | regulator-always-on; | |
120 | regulator-boot-on; | |
121 | }; | |
122 | ||
123 | smps3_reg: smps3 { | |
124 | /* VDD_DDR */ | |
125 | regulator-name = "smps3"; | |
126 | regulator-min-microvolt = <1500000>; | |
127 | regulator-max-microvolt = <1500000>; | |
128 | regulator-always-on; | |
129 | regulator-boot-on; | |
130 | }; | |
131 | ||
132 | smps45_reg: smps45 { | |
133 | /* VDD_DSPEVE */ | |
134 | regulator-name = "smps45"; | |
135 | regulator-min-microvolt = < 850000>; | |
136 | regulator-max-microvolt = <1250000>; | |
137 | regulator-always-on; | |
138 | regulator-boot-on; | |
139 | }; | |
140 | ||
141 | smps6_reg: smps6 { | |
142 | /* VDD_GPU */ | |
143 | regulator-name = "smps6"; | |
144 | regulator-min-microvolt = < 850000>; | |
145 | regulator-max-microvolt = <1250000>; | |
146 | regulator-always-on; | |
147 | regulator-boot-on; | |
148 | }; | |
149 | ||
150 | smps7_reg: smps7 { | |
151 | /* VDD_CORE */ | |
152 | regulator-name = "smps7"; | |
153 | regulator-min-microvolt = < 850000>; | |
154 | regulator-max-microvolt = <1160000>; | |
155 | regulator-always-on; | |
156 | regulator-boot-on; | |
157 | }; | |
158 | ||
159 | smps8_reg: smps8 { | |
160 | /* VDD_IVA */ | |
161 | regulator-name = "smps8"; | |
162 | regulator-min-microvolt = < 850000>; | |
163 | regulator-max-microvolt = <1250000>; | |
164 | regulator-always-on; | |
165 | regulator-boot-on; | |
166 | }; | |
167 | ||
168 | smps9_reg: smps9 { | |
169 | /* PMIC_3V3 */ | |
170 | regulator-name = "smps9"; | |
171 | regulator-min-microvolt = <3300000>; | |
172 | regulator-max-microvolt = <3300000>; | |
173 | regulator-always-on; | |
174 | regulator-boot-on; | |
175 | }; | |
176 | ||
177 | ||
178 | ldo1_reg: ldo1 { | |
179 | /* VDD_SD / VDDSHV8 */ | |
180 | regulator-name = "ldo1"; | |
181 | regulator-min-microvolt = <1800000>; | |
182 | regulator-max-microvolt = <3300000>; | |
183 | regulator-boot-on; | |
184 | regulator-always-on; | |
185 | }; | |
186 | ||
187 | ldo2_reg: ldo2 { | |
188 | /* VDD_1V8 */ | |
189 | regulator-name = "ldo2"; | |
190 | regulator-min-microvolt = <1800000>; | |
191 | regulator-max-microvolt = <1800000>; | |
192 | regulator-always-on; | |
193 | regulator-boot-on; | |
194 | }; | |
195 | ||
196 | ldo3_reg: ldo3 { | |
197 | /* VDDA_1V8_PHYA - supplies VDDA_SATA, VDDA_USB1/2/3 */ | |
198 | regulator-name = "ldo3"; | |
199 | regulator-min-microvolt = <1800000>; | |
200 | regulator-max-microvolt = <1800000>; | |
201 | regulator-always-on; | |
202 | regulator-boot-on; | |
203 | }; | |
204 | ||
205 | ldo4_reg: ldo4 { | |
206 | /* VDDA_1V8_PHYB - supplies VDDA_HDMI, VDDA_PCIE/0/1 */ | |
207 | regulator-name = "ldo4"; | |
208 | regulator-min-microvolt = <1800000>; | |
209 | regulator-max-microvolt = <1800000>; | |
210 | regulator-always-on; | |
211 | regulator-boot-on; | |
212 | }; | |
213 | ||
214 | ldo9_reg: ldo9 { | |
215 | /* VDD_RTC */ | |
216 | regulator-name = "ldo9"; | |
217 | regulator-min-microvolt = <1050000>; | |
218 | regulator-max-microvolt = <1050000>; | |
219 | regulator-always-on; | |
220 | regulator-boot-on; | |
221 | }; | |
222 | ||
223 | ldoln_reg: ldoln { | |
224 | /* VDDA_1V8_PLL */ | |
225 | regulator-name = "ldoln"; | |
226 | regulator-min-microvolt = <1800000>; | |
227 | regulator-max-microvolt = <1800000>; | |
228 | regulator-always-on; | |
229 | regulator-boot-on; | |
230 | }; | |
231 | ||
232 | ldousb_reg: ldousb { | |
233 | /* VDDA_3V_USB: VDDA_USBHS33 */ | |
234 | regulator-name = "ldousb"; | |
235 | regulator-min-microvolt = <3300000>; | |
236 | regulator-max-microvolt = <3300000>; | |
237 | regulator-always-on; | |
238 | regulator-boot-on; | |
239 | }; | |
240 | ||
241 | /* regen1 not used */ | |
242 | }; | |
243 | }; | |
244 | ||
245 | tps659038_pwr_button: tps659038_pwr_button { | |
246 | compatible = "ti,palmas-pwrbutton"; | |
247 | interrupt-parent = <&tps659038>; | |
248 | interrupts = <1 IRQ_TYPE_EDGE_FALLING>; | |
249 | wakeup-source; | |
250 | ti,palmas-long-press-seconds = <12>; | |
251 | }; | |
252 | ||
253 | tps659038_gpio: tps659038_gpio { | |
254 | compatible = "ti,palmas-gpio"; | |
255 | gpio-controller; | |
256 | #gpio-cells = <2>; | |
257 | }; | |
258 | }; | |
1a472e14 DL |
259 | |
260 | rtc0: rtc@56 { | |
261 | compatible = "emmicro,em3027"; | |
262 | reg = <0x56>; | |
263 | }; | |
387450fc DL |
264 | }; |
265 | ||
266 | &cpu0 { | |
267 | cpu0-supply = <&smps12_reg>; | |
268 | voltage-tolerance = <1>; | |
269 | }; | |
270 | ||
271 | &sata { | |
272 | status = "okay"; | |
273 | }; | |
274 | ||
275 | &mailbox5 { | |
276 | status = "okay"; | |
277 | mbox_ipu1_ipc3x: mbox_ipu1_ipc3x { | |
278 | status = "okay"; | |
279 | }; | |
280 | mbox_dsp1_ipc3x: mbox_dsp1_ipc3x { | |
281 | status = "okay"; | |
282 | }; | |
283 | }; | |
284 | ||
285 | &mailbox6 { | |
286 | status = "okay"; | |
287 | mbox_ipu2_ipc3x: mbox_ipu2_ipc3x { | |
288 | status = "okay"; | |
289 | }; | |
290 | mbox_dsp2_ipc3x: mbox_dsp2_ipc3x { | |
291 | status = "okay"; | |
292 | }; | |
293 | }; |