ARM: shmobile: r8a7790: tidyup SDHI register size on DTSI
[deliverable/linux.git] / arch / arm / boot / dts / animeo_ip.dts
CommitLineData
ad8a15d9
JCPV
1/*
2 * animeo_ip.dts - Device Tree file for Somfy Animeo IP Boards
3 *
4 * Copyright (C) 2011-2012 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
5 *
6 * Licensed under GPLv2 only.
7 */
8
9/dts-v1/;
6db64d29 10#include "at91sam9260.dtsi"
ad8a15d9
JCPV
11
12/ {
13 model = "Somfy Animeo IP";
14 compatible = "somfy,animeo-ip", "atmel,at91sam9260", "atmel,at91sam9";
15
16 aliases {
17 serial0 = &usart1;
18 serial1 = &usart2;
19 serial2 = &usart0;
20 serial3 = &dbgu;
21 serial4 = &usart3;
22 serial5 = &uart0;
23 serial6 = &uart1;
24 };
25
26 chosen {
27 linux,stdout-path = &usart2;
28 };
29
30 memory {
31 reg = <0x20000000 0x4000000>;
32 };
33
34 clocks {
35 #address-cells = <1>;
36 #size-cells = <1>;
37 ranges;
38
39 main_clock: clock@0 {
40 compatible = "atmel,osc", "fixed-clock";
41 clock-frequency = <18432000>;
42 };
650defcf
AB
43
44 slow_xtal {
45 clock-frequency = <32768>;
46 };
47
48 main_xtal {
49 clock-frequency = <18432000>;
50 };
ad8a15d9
JCPV
51 };
52
53 ahb {
54 apb {
55 usart0: serial@fffb0000 {
56 pinctrl-0 = <&pinctrl_usart0 &pinctrl_usart0_rts>;
57 linux,rs485-enabled-at-boot-time;
58 status = "okay";
59 };
60
61 usart1: serial@fffb4000 {
62 pinctrl-0 = <&pinctrl_usart1 &pinctrl_usart1_rts>;
63 linux,rs485-enabled-at-boot-time;
64 status = "okay";
65 };
66
67 usart2: serial@fffb8000 {
68 pinctrl-0 = <&pinctrl_usart2>;
69 status = "okay";
70 };
71
72 macb0: ethernet@fffc4000 {
73 pinctrl-0 = <&pinctrl_macb_rmii &pinctrl_macb_rmii_mii>;
74 phy-mode = "mii";
75 status = "okay";
76 };
301333bc
JCPV
77
78 mmc0: mmc@fffa8000 {
79 pinctrl-0 = <&pinctrl_mmc0_clk
80 &pinctrl_mmc0_slot1_cmd_dat0
81 &pinctrl_mmc0_slot1_dat1_3>;
82 status = "okay";
83
84 slot@1 {
85 reg = <1>;
86 bus-width = <4>;
87 };
88 };
a5618928
JCPV
89
90 watchdog@fffffd40 {
91 status = "okay";
92 };
ad8a15d9
JCPV
93 };
94
95 nand0: nand@40000000 {
96 nand-bus-width = <8>;
97 nand-ecc-mode = "soft";
98 nand-on-flash-bbt;
99 status = "okay";
100
2f8e4582 101 barebox@0 {
ad8a15d9 102 label = "barebox";
2f8e4582 103 reg = <0x0 0x58000>;
ad8a15d9
JCPV
104 };
105
2f8e4582
JCPV
106 u_boot_env@58000 {
107 label = "u_boot_env";
108 reg = <0x58000 0x8000>;
ad8a15d9
JCPV
109 };
110
2f8e4582
JCPV
111 ubi@60000 {
112 label = "ubi";
113 reg = <0x60000 0x1FA0000>;
ad8a15d9
JCPV
114 };
115 };
116
117 usb0: ohci@00500000 {
118 num-ports = <2>;
92f8629b 119 atmel,vbus-gpio = <&pioB 15 GPIO_ACTIVE_LOW>;
ad8a15d9
JCPV
120 status = "okay";
121 };
122 };
123
124 leds {
125 compatible = "gpio-leds";
126
127 power_green {
128 label = "power_green";
92f8629b 129 gpios = <&pioC 17 GPIO_ACTIVE_HIGH>;
ad8a15d9
JCPV
130 linux,default-trigger = "heartbeat";
131 };
132
133 power_red {
134 label = "power_red";
92f8629b 135 gpios = <&pioA 2 GPIO_ACTIVE_HIGH>;
ad8a15d9
JCPV
136 };
137
138 tx_green {
139 label = "tx_green";
92f8629b 140 gpios = <&pioC 19 GPIO_ACTIVE_HIGH>;
ad8a15d9
JCPV
141 };
142
143 tx_red {
144 label = "tx_red";
92f8629b 145 gpios = <&pioC 18 GPIO_ACTIVE_HIGH>;
ad8a15d9
JCPV
146 };
147 };
148
149 gpio_keys {
150 compatible = "gpio-keys";
151 #address-cells = <1>;
152 #size-cells = <0>;
153
154 keyswitch_in {
155 label = "keyswitch_in";
92f8629b 156 gpios = <&pioB 1 GPIO_ACTIVE_HIGH>;
ad8a15d9
JCPV
157 linux,code = <28>;
158 gpio-key,wakeup;
159 };
160
161 error_in {
162 label = "error_in";
92f8629b 163 gpios = <&pioB 2 GPIO_ACTIVE_HIGH>;
ad8a15d9
JCPV
164 linux,code = <29>;
165 gpio-key,wakeup;
166 };
167
168 btn {
169 label = "btn";
92f8629b 170 gpios = <&pioC 23 GPIO_ACTIVE_HIGH>;
ad8a15d9
JCPV
171 linux,code = <31>;
172 gpio-key,wakeup;
173 };
174 };
175};
This page took 0.234248 seconds and 5 git commands to generate.