arm: at91: dt: at91sam9 add pinctrl support
[deliverable/linux.git] / arch / arm / boot / dts / at91sam9263.dtsi
CommitLineData
4abb3677
JCPV
1/*
2 * at91sam9263.dtsi - Device Tree Include file for AT91SAM9263 family SoC
3 *
4 * Copyright (C) 2012 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
5 *
6 * Licensed under GPLv2 only.
7 */
8
9/include/ "skeleton.dtsi"
10
11/ {
12 model = "Atmel AT91SAM9263 family SoC";
13 compatible = "atmel,at91sam9263";
14 interrupt-parent = <&aic>;
15
16 aliases {
17 serial0 = &dbgu;
18 serial1 = &usart0;
19 serial2 = &usart1;
20 serial3 = &usart2;
21 gpio0 = &pioA;
22 gpio1 = &pioB;
23 gpio2 = &pioC;
24 gpio3 = &pioD;
25 gpio4 = &pioE;
26 tcb0 = &tcb0;
05dcd361 27 i2c0 = &i2c0;
4abb3677
JCPV
28 };
29 cpus {
30 cpu@0 {
31 compatible = "arm,arm926ejs";
32 };
33 };
34
35 memory {
36 reg = <0x20000000 0x08000000>;
37 };
38
39 ahb {
40 compatible = "simple-bus";
41 #address-cells = <1>;
42 #size-cells = <1>;
43 ranges;
44
45 apb {
46 compatible = "simple-bus";
47 #address-cells = <1>;
48 #size-cells = <1>;
49 ranges;
50
51 aic: interrupt-controller@fffff000 {
f8a073ee 52 #interrupt-cells = <3>;
4abb3677
JCPV
53 compatible = "atmel,at91rm9200-aic";
54 interrupt-controller;
55 reg = <0xfffff000 0x200>;
c6573943 56 atmel,external-irqs = <30 31>;
4abb3677
JCPV
57 };
58
59 pmc: pmc@fffffc00 {
60 compatible = "atmel,at91rm9200-pmc";
61 reg = <0xfffffc00 0x100>;
62 };
63
64 ramc: ramc@ffffe200 {
65 compatible = "atmel,at91sam9260-sdramc";
66 reg = <0xffffe200 0x200
67 0xffffe800 0x200>;
68 };
69
70 pit: timer@fffffd30 {
71 compatible = "atmel,at91sam9260-pit";
72 reg = <0xfffffd30 0xf>;
f8a073ee 73 interrupts = <1 4 7>;
4abb3677
JCPV
74 };
75
76 tcb0: timer@fff7c000 {
77 compatible = "atmel,at91rm9200-tcb";
78 reg = <0xfff7c000 0x100>;
f8a073ee 79 interrupts = <19 4 0>;
4abb3677
JCPV
80 };
81
82 rstc@fffffd00 {
83 compatible = "atmel,at91sam9260-rstc";
84 reg = <0xfffffd00 0x10>;
85 };
86
87 shdwc@fffffd10 {
88 compatible = "atmel,at91sam9260-shdwc";
89 reg = <0xfffffd10 0x10>;
90 };
91
e4541ff2
JCPV
92 pinctrl@fffff200 {
93 #address-cells = <1>;
94 #size-cells = <1>;
95 compatible = "atmel,at91rm9200-pinctrl", "simple-bus";
96 ranges = <0xfffff200 0xfffff200 0xa00>;
97
5314ec8e
JCPV
98 atmel,mux-mask = <
99 /* A B */
100 0xfffffffb 0xffffe07f /* pioA */
101 0x0007ffff 0x39072fff /* pioB */
102 0xffffffff 0x3ffffff8 /* pioC */
103 0xfffffbff 0xffffffff /* pioD */
104 0xffe00fff 0xfbfcff00 /* pioE */
105 >;
106
107 /* shared pinctrl settings */
108
e4541ff2
JCPV
109 pioA: gpio@fffff200 {
110 compatible = "atmel,at91rm9200-gpio";
111 reg = <0xfffff200 0x200>;
112 interrupts = <2 4 1>;
113 #gpio-cells = <2>;
114 gpio-controller;
115 interrupt-controller;
116 #interrupt-cells = <2>;
117 };
118
119 pioB: gpio@fffff400 {
120 compatible = "atmel,at91rm9200-gpio";
121 reg = <0xfffff400 0x200>;
122 interrupts = <3 4 1>;
123 #gpio-cells = <2>;
124 gpio-controller;
125 interrupt-controller;
126 #interrupt-cells = <2>;
127 };
128
129 pioC: gpio@fffff600 {
130 compatible = "atmel,at91rm9200-gpio";
131 reg = <0xfffff600 0x200>;
132 interrupts = <4 4 1>;
133 #gpio-cells = <2>;
134 gpio-controller;
135 interrupt-controller;
136 #interrupt-cells = <2>;
137 };
138
139 pioD: gpio@fffff800 {
140 compatible = "atmel,at91rm9200-gpio";
141 reg = <0xfffff800 0x200>;
142 interrupts = <4 4 1>;
143 #gpio-cells = <2>;
144 gpio-controller;
145 interrupt-controller;
146 #interrupt-cells = <2>;
147 };
148
149 pioE: gpio@fffffa00 {
150 compatible = "atmel,at91rm9200-gpio";
151 reg = <0xfffffa00 0x200>;
152 interrupts = <4 4 1>;
153 #gpio-cells = <2>;
154 gpio-controller;
155 interrupt-controller;
156 #interrupt-cells = <2>;
5314ec8e 157 };
4abb3677
JCPV
158 };
159
160 dbgu: serial@ffffee00 {
161 compatible = "atmel,at91sam9260-usart";
162 reg = <0xffffee00 0x200>;
f8a073ee 163 interrupts = <1 4 7>;
4abb3677
JCPV
164 status = "disabled";
165 };
166
167 usart0: serial@fff8c000 {
168 compatible = "atmel,at91sam9260-usart";
169 reg = <0xfff8c000 0x200>;
f8a073ee 170 interrupts = <7 4 5>;
4abb3677
JCPV
171 atmel,use-dma-rx;
172 atmel,use-dma-tx;
173 status = "disabled";
174 };
175
176 usart1: serial@fff90000 {
177 compatible = "atmel,at91sam9260-usart";
178 reg = <0xfff90000 0x200>;
f8a073ee 179 interrupts = <8 4 5>;
4abb3677
JCPV
180 atmel,use-dma-rx;
181 atmel,use-dma-tx;
182 status = "disabled";
183 };
184
185 usart2: serial@fff94000 {
186 compatible = "atmel,at91sam9260-usart";
187 reg = <0xfff94000 0x200>;
f8a073ee 188 interrupts = <9 4 5>;
4abb3677
JCPV
189 atmel,use-dma-rx;
190 atmel,use-dma-tx;
191 status = "disabled";
192 };
193
194 macb0: ethernet@fffbc000 {
195 compatible = "cdns,at32ap7000-macb", "cdns,macb";
196 reg = <0xfffbc000 0x100>;
f8a073ee 197 interrupts = <21 4 3>;
4abb3677
JCPV
198 status = "disabled";
199 };
200
201 usb1: gadget@fff78000 {
202 compatible = "atmel,at91rm9200-udc";
203 reg = <0xfff78000 0x4000>;
f8a073ee 204 interrupts = <24 4 2>;
4abb3677
JCPV
205 status = "disabled";
206 };
05dcd361
LD
207
208 i2c0: i2c@fff88000 {
209 compatible = "atmel,at91sam9263-i2c";
210 reg = <0xfff88000 0x100>;
211 interrupts = <13 4 6>;
212 #address-cells = <1>;
213 #size-cells = <0>;
214 status = "disabled";
215 };
4abb3677
JCPV
216 };
217
218 nand0: nand@40000000 {
219 compatible = "atmel,at91rm9200-nand";
220 #address-cells = <1>;
221 #size-cells = <1>;
222 reg = <0x40000000 0x10000000
223 0xffffe000 0x200
224 >;
225 atmel,nand-addr-offset = <21>;
226 atmel,nand-cmd-offset = <22>;
227 gpios = <&pioA 22 0
228 &pioD 15 0
229 0
230 >;
231 status = "disabled";
232 };
233
234 usb0: ohci@00a00000 {
235 compatible = "atmel,at91rm9200-ohci", "usb-ohci";
236 reg = <0x00a00000 0x100000>;
f8a073ee 237 interrupts = <29 4 2>;
4abb3677
JCPV
238 status = "disabled";
239 };
240 };
241
242 i2c@0 {
243 compatible = "i2c-gpio";
244 gpios = <&pioB 4 0 /* sda */
245 &pioB 5 0 /* scl */
246 >;
247 i2c-gpio,sda-open-drain;
248 i2c-gpio,scl-open-drain;
249 i2c-gpio,delay-us = <2>; /* ~100 kHz */
250 #address-cells = <1>;
251 #size-cells = <0>;
252 status = "disabled";
253 };
254};
This page took 0.062148 seconds and 5 git commands to generate.