Commit | Line | Data |
---|---|---|
e29fe21c SG |
1 | /* |
2 | * Copyright 2013 Freescale Semiconductor, Inc. | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify | |
5 | * it under the terms of the GNU General Public License version 2 as | |
6 | * published by the Free Software Foundation. | |
7 | * | |
8 | */ | |
9 | ||
13088c23 | 10 | #include <dt-bindings/interrupt-controller/irq.h> |
e29fe21c SG |
11 | #include "skeleton.dtsi" |
12 | #include "imx6sl-pinfunc.h" | |
13 | #include <dt-bindings/clock/imx6sl-clock.h> | |
14 | ||
15 | / { | |
16 | aliases { | |
22970070 | 17 | ethernet0 = &fec; |
e29fe21c SG |
18 | gpio0 = &gpio1; |
19 | gpio1 = &gpio2; | |
20 | gpio2 = &gpio3; | |
21 | gpio3 = &gpio4; | |
22 | gpio4 = &gpio5; | |
640a7f3f FE |
23 | serial0 = &uart1; |
24 | serial1 = &uart2; | |
25 | serial2 = &uart3; | |
26 | serial3 = &uart4; | |
27 | serial4 = &uart5; | |
28 | spi0 = &ecspi1; | |
29 | spi1 = &ecspi2; | |
30 | spi2 = &ecspi3; | |
31 | spi3 = &ecspi4; | |
8189c51f PC |
32 | usbphy0 = &usbphy1; |
33 | usbphy1 = &usbphy2; | |
e29fe21c SG |
34 | }; |
35 | ||
36 | cpus { | |
37 | #address-cells = <1>; | |
38 | #size-cells = <0>; | |
39 | ||
40 | cpu@0 { | |
41 | compatible = "arm,cortex-a9"; | |
42 | device_type = "cpu"; | |
43 | reg = <0x0>; | |
44 | next-level-cache = <&L2>; | |
b0d300d3 JT |
45 | operating-points = < |
46 | /* kHz uV */ | |
47 | 996000 1275000 | |
48 | 792000 1175000 | |
49 | 396000 975000 | |
50 | >; | |
51 | fsl,soc-operating-points = < | |
52 | /* ARM kHz SOC-PU uV */ | |
53 | 996000 1225000 | |
54 | 792000 1175000 | |
55 | 396000 1175000 | |
56 | >; | |
57 | clock-latency = <61036>; /* two CLK32 periods */ | |
58 | clocks = <&clks IMX6SL_CLK_ARM>, <&clks IMX6SL_CLK_PLL2_PFD2>, | |
59 | <&clks IMX6SL_CLK_STEP>, <&clks IMX6SL_CLK_PLL1_SW>, | |
60 | <&clks IMX6SL_CLK_PLL1_SYS>; | |
61 | clock-names = "arm", "pll2_pfd2_396m", "step", | |
62 | "pll1_sw", "pll1_sys"; | |
63 | arm-supply = <®_arm>; | |
64 | pu-supply = <®_pu>; | |
65 | soc-supply = <®_soc>; | |
e29fe21c SG |
66 | }; |
67 | }; | |
68 | ||
69 | intc: interrupt-controller@00a01000 { | |
70 | compatible = "arm,cortex-a9-gic"; | |
71 | #interrupt-cells = <3>; | |
e29fe21c SG |
72 | interrupt-controller; |
73 | reg = <0x00a01000 0x1000>, | |
74 | <0x00a00100 0x100>; | |
75 | }; | |
76 | ||
77 | clocks { | |
78 | #address-cells = <1>; | |
79 | #size-cells = <0>; | |
80 | ||
81 | ckil { | |
82 | compatible = "fixed-clock"; | |
4b2b4043 | 83 | #clock-cells = <0>; |
e29fe21c SG |
84 | clock-frequency = <32768>; |
85 | }; | |
86 | ||
87 | osc { | |
88 | compatible = "fixed-clock"; | |
4b2b4043 | 89 | #clock-cells = <0>; |
e29fe21c SG |
90 | clock-frequency = <24000000>; |
91 | }; | |
92 | }; | |
93 | ||
94 | soc { | |
95 | #address-cells = <1>; | |
96 | #size-cells = <1>; | |
97 | compatible = "simple-bus"; | |
98 | interrupt-parent = <&intc>; | |
99 | ranges; | |
100 | ||
248f15a3 AH |
101 | ocram: sram@00900000 { |
102 | compatible = "mmio-sram"; | |
103 | reg = <0x00900000 0x20000>; | |
104 | clocks = <&clks IMX6SL_CLK_OCRAM>; | |
105 | }; | |
106 | ||
e29fe21c SG |
107 | L2: l2-cache@00a02000 { |
108 | compatible = "arm,pl310-cache"; | |
109 | reg = <0x00a02000 0x1000>; | |
13088c23 | 110 | interrupts = <0 92 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
111 | cache-unified; |
112 | cache-level = <2>; | |
113 | arm,tag-latency = <4 2 3>; | |
114 | arm,data-latency = <4 2 3>; | |
115 | }; | |
116 | ||
117 | pmu { | |
118 | compatible = "arm,cortex-a9-pmu"; | |
13088c23 | 119 | interrupts = <0 94 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
120 | }; |
121 | ||
122 | aips1: aips-bus@02000000 { | |
123 | compatible = "fsl,aips-bus", "simple-bus"; | |
124 | #address-cells = <1>; | |
125 | #size-cells = <1>; | |
126 | reg = <0x02000000 0x100000>; | |
127 | ranges; | |
128 | ||
129 | spba: spba-bus@02000000 { | |
130 | compatible = "fsl,spba-bus", "simple-bus"; | |
131 | #address-cells = <1>; | |
132 | #size-cells = <1>; | |
133 | reg = <0x02000000 0x40000>; | |
134 | ranges; | |
135 | ||
136 | spdif: spdif@02004000 { | |
137 | reg = <0x02004000 0x4000>; | |
13088c23 | 138 | interrupts = <0 52 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
139 | }; |
140 | ||
141 | ecspi1: ecspi@02008000 { | |
142 | #address-cells = <1>; | |
143 | #size-cells = <0>; | |
144 | compatible = "fsl,imx6sl-ecspi", "fsl,imx51-ecspi"; | |
145 | reg = <0x02008000 0x4000>; | |
13088c23 | 146 | interrupts = <0 31 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
147 | clocks = <&clks IMX6SL_CLK_ECSPI1>, |
148 | <&clks IMX6SL_CLK_ECSPI1>; | |
149 | clock-names = "ipg", "per"; | |
150 | status = "disabled"; | |
151 | }; | |
152 | ||
153 | ecspi2: ecspi@0200c000 { | |
154 | #address-cells = <1>; | |
155 | #size-cells = <0>; | |
156 | compatible = "fsl,imx6sl-ecspi", "fsl,imx51-ecspi"; | |
157 | reg = <0x0200c000 0x4000>; | |
13088c23 | 158 | interrupts = <0 32 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
159 | clocks = <&clks IMX6SL_CLK_ECSPI2>, |
160 | <&clks IMX6SL_CLK_ECSPI2>; | |
161 | clock-names = "ipg", "per"; | |
162 | status = "disabled"; | |
163 | }; | |
164 | ||
165 | ecspi3: ecspi@02010000 { | |
166 | #address-cells = <1>; | |
167 | #size-cells = <0>; | |
168 | compatible = "fsl,imx6sl-ecspi", "fsl,imx51-ecspi"; | |
169 | reg = <0x02010000 0x4000>; | |
13088c23 | 170 | interrupts = <0 33 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
171 | clocks = <&clks IMX6SL_CLK_ECSPI3>, |
172 | <&clks IMX6SL_CLK_ECSPI3>; | |
173 | clock-names = "ipg", "per"; | |
174 | status = "disabled"; | |
175 | }; | |
176 | ||
177 | ecspi4: ecspi@02014000 { | |
178 | #address-cells = <1>; | |
179 | #size-cells = <0>; | |
180 | compatible = "fsl,imx6sl-ecspi", "fsl,imx51-ecspi"; | |
181 | reg = <0x02014000 0x4000>; | |
13088c23 | 182 | interrupts = <0 34 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
183 | clocks = <&clks IMX6SL_CLK_ECSPI4>, |
184 | <&clks IMX6SL_CLK_ECSPI4>; | |
185 | clock-names = "ipg", "per"; | |
186 | status = "disabled"; | |
187 | }; | |
188 | ||
189 | uart5: serial@02018000 { | |
6eb85f91 HS |
190 | compatible = "fsl,imx6sl-uart", |
191 | "fsl,imx6q-uart", "fsl,imx21-uart"; | |
e29fe21c | 192 | reg = <0x02018000 0x4000>; |
13088c23 | 193 | interrupts = <0 30 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
194 | clocks = <&clks IMX6SL_CLK_UART>, |
195 | <&clks IMX6SL_CLK_UART_SERIAL>; | |
196 | clock-names = "ipg", "per"; | |
72a5cebf HS |
197 | dmas = <&sdma 33 4 0>, <&sdma 34 4 0>; |
198 | dma-names = "rx", "tx"; | |
e29fe21c SG |
199 | status = "disabled"; |
200 | }; | |
201 | ||
202 | uart1: serial@02020000 { | |
6eb85f91 HS |
203 | compatible = "fsl,imx6sl-uart", |
204 | "fsl,imx6q-uart", "fsl,imx21-uart"; | |
e29fe21c | 205 | reg = <0x02020000 0x4000>; |
13088c23 | 206 | interrupts = <0 26 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
207 | clocks = <&clks IMX6SL_CLK_UART>, |
208 | <&clks IMX6SL_CLK_UART_SERIAL>; | |
209 | clock-names = "ipg", "per"; | |
72a5cebf HS |
210 | dmas = <&sdma 25 4 0>, <&sdma 26 4 0>; |
211 | dma-names = "rx", "tx"; | |
e29fe21c SG |
212 | status = "disabled"; |
213 | }; | |
214 | ||
215 | uart2: serial@02024000 { | |
6eb85f91 HS |
216 | compatible = "fsl,imx6sl-uart", |
217 | "fsl,imx6q-uart", "fsl,imx21-uart"; | |
e29fe21c | 218 | reg = <0x02024000 0x4000>; |
13088c23 | 219 | interrupts = <0 27 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
220 | clocks = <&clks IMX6SL_CLK_UART>, |
221 | <&clks IMX6SL_CLK_UART_SERIAL>; | |
222 | clock-names = "ipg", "per"; | |
72a5cebf HS |
223 | dmas = <&sdma 27 4 0>, <&sdma 28 4 0>; |
224 | dma-names = "rx", "tx"; | |
e29fe21c SG |
225 | status = "disabled"; |
226 | }; | |
227 | ||
228 | ssi1: ssi@02028000 { | |
6ff7f51e | 229 | #sound-dai-cells = <0>; |
98ea6ad2 | 230 | compatible = "fsl,imx6sl-ssi", |
4c03527e | 231 | "fsl,imx51-ssi"; |
e29fe21c | 232 | reg = <0x02028000 0x4000>; |
13088c23 | 233 | interrupts = <0 46 IRQ_TYPE_LEVEL_HIGH>; |
50a8835b SW |
234 | clocks = <&clks IMX6SL_CLK_SSI1_IPG>, |
235 | <&clks IMX6SL_CLK_SSI1>; | |
236 | clock-names = "ipg", "baud"; | |
5da826ab SG |
237 | dmas = <&sdma 37 1 0>, |
238 | <&sdma 38 1 0>; | |
239 | dma-names = "rx", "tx"; | |
e29fe21c SG |
240 | fsl,fifo-depth = <15>; |
241 | status = "disabled"; | |
242 | }; | |
243 | ||
244 | ssi2: ssi@0202c000 { | |
6ff7f51e | 245 | #sound-dai-cells = <0>; |
98ea6ad2 | 246 | compatible = "fsl,imx6sl-ssi", |
4c03527e | 247 | "fsl,imx51-ssi"; |
e29fe21c | 248 | reg = <0x0202c000 0x4000>; |
13088c23 | 249 | interrupts = <0 47 IRQ_TYPE_LEVEL_HIGH>; |
50a8835b SW |
250 | clocks = <&clks IMX6SL_CLK_SSI2_IPG>, |
251 | <&clks IMX6SL_CLK_SSI2>; | |
252 | clock-names = "ipg", "baud"; | |
5da826ab SG |
253 | dmas = <&sdma 41 1 0>, |
254 | <&sdma 42 1 0>; | |
255 | dma-names = "rx", "tx"; | |
e29fe21c SG |
256 | fsl,fifo-depth = <15>; |
257 | status = "disabled"; | |
258 | }; | |
259 | ||
260 | ssi3: ssi@02030000 { | |
6ff7f51e | 261 | #sound-dai-cells = <0>; |
98ea6ad2 | 262 | compatible = "fsl,imx6sl-ssi", |
4c03527e | 263 | "fsl,imx51-ssi"; |
e29fe21c | 264 | reg = <0x02030000 0x4000>; |
13088c23 | 265 | interrupts = <0 48 IRQ_TYPE_LEVEL_HIGH>; |
50a8835b SW |
266 | clocks = <&clks IMX6SL_CLK_SSI3_IPG>, |
267 | <&clks IMX6SL_CLK_SSI3>; | |
268 | clock-names = "ipg", "baud"; | |
5da826ab SG |
269 | dmas = <&sdma 45 1 0>, |
270 | <&sdma 46 1 0>; | |
271 | dma-names = "rx", "tx"; | |
e29fe21c SG |
272 | fsl,fifo-depth = <15>; |
273 | status = "disabled"; | |
274 | }; | |
275 | ||
276 | uart3: serial@02034000 { | |
6eb85f91 HS |
277 | compatible = "fsl,imx6sl-uart", |
278 | "fsl,imx6q-uart", "fsl,imx21-uart"; | |
e29fe21c | 279 | reg = <0x02034000 0x4000>; |
13088c23 | 280 | interrupts = <0 28 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
281 | clocks = <&clks IMX6SL_CLK_UART>, |
282 | <&clks IMX6SL_CLK_UART_SERIAL>; | |
283 | clock-names = "ipg", "per"; | |
72a5cebf HS |
284 | dmas = <&sdma 29 4 0>, <&sdma 30 4 0>; |
285 | dma-names = "rx", "tx"; | |
e29fe21c SG |
286 | status = "disabled"; |
287 | }; | |
288 | ||
289 | uart4: serial@02038000 { | |
6eb85f91 HS |
290 | compatible = "fsl,imx6sl-uart", |
291 | "fsl,imx6q-uart", "fsl,imx21-uart"; | |
e29fe21c | 292 | reg = <0x02038000 0x4000>; |
13088c23 | 293 | interrupts = <0 29 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
294 | clocks = <&clks IMX6SL_CLK_UART>, |
295 | <&clks IMX6SL_CLK_UART_SERIAL>; | |
296 | clock-names = "ipg", "per"; | |
72a5cebf HS |
297 | dmas = <&sdma 31 4 0>, <&sdma 32 4 0>; |
298 | dma-names = "rx", "tx"; | |
e29fe21c SG |
299 | status = "disabled"; |
300 | }; | |
301 | }; | |
302 | ||
303 | pwm1: pwm@02080000 { | |
304 | #pwm-cells = <2>; | |
305 | compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm"; | |
306 | reg = <0x02080000 0x4000>; | |
13088c23 | 307 | interrupts = <0 83 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
308 | clocks = <&clks IMX6SL_CLK_PWM1>, |
309 | <&clks IMX6SL_CLK_PWM1>; | |
310 | clock-names = "ipg", "per"; | |
311 | }; | |
312 | ||
313 | pwm2: pwm@02084000 { | |
314 | #pwm-cells = <2>; | |
315 | compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm"; | |
316 | reg = <0x02084000 0x4000>; | |
13088c23 | 317 | interrupts = <0 84 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
318 | clocks = <&clks IMX6SL_CLK_PWM2>, |
319 | <&clks IMX6SL_CLK_PWM2>; | |
320 | clock-names = "ipg", "per"; | |
321 | }; | |
322 | ||
323 | pwm3: pwm@02088000 { | |
324 | #pwm-cells = <2>; | |
325 | compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm"; | |
326 | reg = <0x02088000 0x4000>; | |
13088c23 | 327 | interrupts = <0 85 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
328 | clocks = <&clks IMX6SL_CLK_PWM3>, |
329 | <&clks IMX6SL_CLK_PWM3>; | |
330 | clock-names = "ipg", "per"; | |
331 | }; | |
332 | ||
333 | pwm4: pwm@0208c000 { | |
334 | #pwm-cells = <2>; | |
335 | compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm"; | |
336 | reg = <0x0208c000 0x4000>; | |
13088c23 | 337 | interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
338 | clocks = <&clks IMX6SL_CLK_PWM4>, |
339 | <&clks IMX6SL_CLK_PWM4>; | |
340 | clock-names = "ipg", "per"; | |
341 | }; | |
342 | ||
343 | gpt: gpt@02098000 { | |
344 | compatible = "fsl,imx6sl-gpt"; | |
345 | reg = <0x02098000 0x4000>; | |
13088c23 | 346 | interrupts = <0 55 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
347 | clocks = <&clks IMX6SL_CLK_GPT>, |
348 | <&clks IMX6SL_CLK_GPT_SERIAL>; | |
349 | clock-names = "ipg", "per"; | |
350 | }; | |
351 | ||
352 | gpio1: gpio@0209c000 { | |
353 | compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio"; | |
354 | reg = <0x0209c000 0x4000>; | |
13088c23 TK |
355 | interrupts = <0 66 IRQ_TYPE_LEVEL_HIGH>, |
356 | <0 67 IRQ_TYPE_LEVEL_HIGH>; | |
e29fe21c SG |
357 | gpio-controller; |
358 | #gpio-cells = <2>; | |
359 | interrupt-controller; | |
360 | #interrupt-cells = <2>; | |
361 | }; | |
362 | ||
363 | gpio2: gpio@020a0000 { | |
364 | compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio"; | |
365 | reg = <0x020a0000 0x4000>; | |
13088c23 TK |
366 | interrupts = <0 68 IRQ_TYPE_LEVEL_HIGH>, |
367 | <0 69 IRQ_TYPE_LEVEL_HIGH>; | |
e29fe21c SG |
368 | gpio-controller; |
369 | #gpio-cells = <2>; | |
370 | interrupt-controller; | |
371 | #interrupt-cells = <2>; | |
372 | }; | |
373 | ||
374 | gpio3: gpio@020a4000 { | |
375 | compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio"; | |
376 | reg = <0x020a4000 0x4000>; | |
13088c23 TK |
377 | interrupts = <0 70 IRQ_TYPE_LEVEL_HIGH>, |
378 | <0 71 IRQ_TYPE_LEVEL_HIGH>; | |
e29fe21c SG |
379 | gpio-controller; |
380 | #gpio-cells = <2>; | |
381 | interrupt-controller; | |
382 | #interrupt-cells = <2>; | |
383 | }; | |
384 | ||
385 | gpio4: gpio@020a8000 { | |
386 | compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio"; | |
387 | reg = <0x020a8000 0x4000>; | |
13088c23 TK |
388 | interrupts = <0 72 IRQ_TYPE_LEVEL_HIGH>, |
389 | <0 73 IRQ_TYPE_LEVEL_HIGH>; | |
e29fe21c SG |
390 | gpio-controller; |
391 | #gpio-cells = <2>; | |
392 | interrupt-controller; | |
393 | #interrupt-cells = <2>; | |
394 | }; | |
395 | ||
396 | gpio5: gpio@020ac000 { | |
397 | compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio"; | |
398 | reg = <0x020ac000 0x4000>; | |
13088c23 TK |
399 | interrupts = <0 74 IRQ_TYPE_LEVEL_HIGH>, |
400 | <0 75 IRQ_TYPE_LEVEL_HIGH>; | |
e29fe21c SG |
401 | gpio-controller; |
402 | #gpio-cells = <2>; | |
403 | interrupt-controller; | |
404 | #interrupt-cells = <2>; | |
405 | }; | |
406 | ||
407 | kpp: kpp@020b8000 { | |
4291b645 | 408 | compatible = "fsl,imx6sl-kpp", "fsl,imx21-kpp"; |
e29fe21c | 409 | reg = <0x020b8000 0x4000>; |
13088c23 | 410 | interrupts = <0 82 IRQ_TYPE_LEVEL_HIGH>; |
4291b645 | 411 | clocks = <&clks IMX6SL_CLK_DUMMY>; |
1b6f2368 | 412 | status = "disabled"; |
e29fe21c SG |
413 | }; |
414 | ||
415 | wdog1: wdog@020bc000 { | |
416 | compatible = "fsl,imx6sl-wdt", "fsl,imx21-wdt"; | |
417 | reg = <0x020bc000 0x4000>; | |
13088c23 | 418 | interrupts = <0 80 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
419 | clocks = <&clks IMX6SL_CLK_DUMMY>; |
420 | }; | |
421 | ||
422 | wdog2: wdog@020c0000 { | |
423 | compatible = "fsl,imx6sl-wdt", "fsl,imx21-wdt"; | |
424 | reg = <0x020c0000 0x4000>; | |
13088c23 | 425 | interrupts = <0 81 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
426 | clocks = <&clks IMX6SL_CLK_DUMMY>; |
427 | status = "disabled"; | |
428 | }; | |
429 | ||
430 | clks: ccm@020c4000 { | |
431 | compatible = "fsl,imx6sl-ccm"; | |
432 | reg = <0x020c4000 0x4000>; | |
13088c23 TK |
433 | interrupts = <0 87 IRQ_TYPE_LEVEL_HIGH>, |
434 | <0 88 IRQ_TYPE_LEVEL_HIGH>; | |
e29fe21c SG |
435 | #clock-cells = <1>; |
436 | }; | |
437 | ||
438 | anatop: anatop@020c8000 { | |
d8ce823f SG |
439 | compatible = "fsl,imx6sl-anatop", |
440 | "fsl,imx6q-anatop", | |
441 | "syscon", "simple-bus"; | |
e29fe21c | 442 | reg = <0x020c8000 0x1000>; |
13088c23 TK |
443 | interrupts = <0 49 IRQ_TYPE_LEVEL_HIGH>, |
444 | <0 54 IRQ_TYPE_LEVEL_HIGH>, | |
445 | <0 127 IRQ_TYPE_LEVEL_HIGH>; | |
e29fe21c SG |
446 | |
447 | regulator-1p1@110 { | |
448 | compatible = "fsl,anatop-regulator"; | |
449 | regulator-name = "vdd1p1"; | |
450 | regulator-min-microvolt = <800000>; | |
451 | regulator-max-microvolt = <1375000>; | |
452 | regulator-always-on; | |
453 | anatop-reg-offset = <0x110>; | |
454 | anatop-vol-bit-shift = <8>; | |
455 | anatop-vol-bit-width = <5>; | |
456 | anatop-min-bit-val = <4>; | |
457 | anatop-min-voltage = <800000>; | |
458 | anatop-max-voltage = <1375000>; | |
459 | }; | |
460 | ||
461 | regulator-3p0@120 { | |
462 | compatible = "fsl,anatop-regulator"; | |
463 | regulator-name = "vdd3p0"; | |
464 | regulator-min-microvolt = <2800000>; | |
465 | regulator-max-microvolt = <3150000>; | |
466 | regulator-always-on; | |
467 | anatop-reg-offset = <0x120>; | |
468 | anatop-vol-bit-shift = <8>; | |
469 | anatop-vol-bit-width = <5>; | |
470 | anatop-min-bit-val = <0>; | |
471 | anatop-min-voltage = <2625000>; | |
472 | anatop-max-voltage = <3400000>; | |
473 | }; | |
474 | ||
475 | regulator-2p5@130 { | |
476 | compatible = "fsl,anatop-regulator"; | |
477 | regulator-name = "vdd2p5"; | |
478 | regulator-min-microvolt = <2100000>; | |
479 | regulator-max-microvolt = <2850000>; | |
480 | regulator-always-on; | |
481 | anatop-reg-offset = <0x130>; | |
482 | anatop-vol-bit-shift = <8>; | |
483 | anatop-vol-bit-width = <5>; | |
484 | anatop-min-bit-val = <0>; | |
485 | anatop-min-voltage = <2100000>; | |
486 | anatop-max-voltage = <2850000>; | |
487 | }; | |
488 | ||
489 | reg_arm: regulator-vddcore@140 { | |
490 | compatible = "fsl,anatop-regulator"; | |
118c98a6 | 491 | regulator-name = "vddarm"; |
e29fe21c SG |
492 | regulator-min-microvolt = <725000>; |
493 | regulator-max-microvolt = <1450000>; | |
494 | regulator-always-on; | |
495 | anatop-reg-offset = <0x140>; | |
496 | anatop-vol-bit-shift = <0>; | |
497 | anatop-vol-bit-width = <5>; | |
498 | anatop-delay-reg-offset = <0x170>; | |
499 | anatop-delay-bit-shift = <24>; | |
500 | anatop-delay-bit-width = <2>; | |
501 | anatop-min-bit-val = <1>; | |
502 | anatop-min-voltage = <725000>; | |
503 | anatop-max-voltage = <1450000>; | |
504 | }; | |
505 | ||
506 | reg_pu: regulator-vddpu@140 { | |
507 | compatible = "fsl,anatop-regulator"; | |
508 | regulator-name = "vddpu"; | |
509 | regulator-min-microvolt = <725000>; | |
510 | regulator-max-microvolt = <1450000>; | |
511 | regulator-always-on; | |
512 | anatop-reg-offset = <0x140>; | |
513 | anatop-vol-bit-shift = <9>; | |
514 | anatop-vol-bit-width = <5>; | |
515 | anatop-delay-reg-offset = <0x170>; | |
516 | anatop-delay-bit-shift = <26>; | |
517 | anatop-delay-bit-width = <2>; | |
518 | anatop-min-bit-val = <1>; | |
519 | anatop-min-voltage = <725000>; | |
520 | anatop-max-voltage = <1450000>; | |
521 | }; | |
522 | ||
523 | reg_soc: regulator-vddsoc@140 { | |
524 | compatible = "fsl,anatop-regulator"; | |
525 | regulator-name = "vddsoc"; | |
526 | regulator-min-microvolt = <725000>; | |
527 | regulator-max-microvolt = <1450000>; | |
528 | regulator-always-on; | |
529 | anatop-reg-offset = <0x140>; | |
530 | anatop-vol-bit-shift = <18>; | |
531 | anatop-vol-bit-width = <5>; | |
532 | anatop-delay-reg-offset = <0x170>; | |
533 | anatop-delay-bit-shift = <28>; | |
534 | anatop-delay-bit-width = <2>; | |
535 | anatop-min-bit-val = <1>; | |
536 | anatop-min-voltage = <725000>; | |
537 | anatop-max-voltage = <1450000>; | |
538 | }; | |
539 | }; | |
540 | ||
2998b332 AH |
541 | tempmon: tempmon { |
542 | compatible = "fsl,imx6q-tempmon"; | |
543 | interrupts = <0 49 IRQ_TYPE_LEVEL_HIGH>; | |
544 | fsl,tempmon = <&anatop>; | |
545 | fsl,tempmon-data = <&ocotp>; | |
546 | clocks = <&clks IMX6SL_CLK_PLL3_USB_OTG>; | |
547 | }; | |
548 | ||
e29fe21c SG |
549 | usbphy1: usbphy@020c9000 { |
550 | compatible = "fsl,imx6sl-usbphy", "fsl,imx23-usbphy"; | |
551 | reg = <0x020c9000 0x1000>; | |
13088c23 | 552 | interrupts = <0 44 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c | 553 | clocks = <&clks IMX6SL_CLK_USBPHY1>; |
76a38855 | 554 | fsl,anatop = <&anatop>; |
e29fe21c SG |
555 | }; |
556 | ||
557 | usbphy2: usbphy@020ca000 { | |
558 | compatible = "fsl,imx6sl-usbphy", "fsl,imx23-usbphy"; | |
559 | reg = <0x020ca000 0x1000>; | |
13088c23 | 560 | interrupts = <0 45 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c | 561 | clocks = <&clks IMX6SL_CLK_USBPHY2>; |
76a38855 | 562 | fsl,anatop = <&anatop>; |
e29fe21c SG |
563 | }; |
564 | ||
565 | snvs@020cc000 { | |
566 | compatible = "fsl,sec-v4.0-mon", "simple-bus"; | |
567 | #address-cells = <1>; | |
568 | #size-cells = <1>; | |
569 | ranges = <0 0x020cc000 0x4000>; | |
570 | ||
571 | snvs-rtc-lp@34 { | |
572 | compatible = "fsl,sec-v4.0-mon-rtc-lp"; | |
573 | reg = <0x34 0x58>; | |
13088c23 TK |
574 | interrupts = <0 19 IRQ_TYPE_LEVEL_HIGH>, |
575 | <0 20 IRQ_TYPE_LEVEL_HIGH>; | |
e29fe21c | 576 | }; |
422b0676 RG |
577 | |
578 | snvs_poweroff: snvs-poweroff@38 { | |
579 | compatible = "fsl,sec-v4.0-poweroff"; | |
580 | reg = <0x38 0x4>; | |
581 | status = "disabled"; | |
582 | }; | |
e29fe21c SG |
583 | }; |
584 | ||
585 | epit1: epit@020d0000 { | |
586 | reg = <0x020d0000 0x4000>; | |
13088c23 | 587 | interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
588 | }; |
589 | ||
590 | epit2: epit@020d4000 { | |
591 | reg = <0x020d4000 0x4000>; | |
13088c23 | 592 | interrupts = <0 57 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
593 | }; |
594 | ||
595 | src: src@020d8000 { | |
596 | compatible = "fsl,imx6sl-src", "fsl,imx51-src"; | |
597 | reg = <0x020d8000 0x4000>; | |
13088c23 TK |
598 | interrupts = <0 91 IRQ_TYPE_LEVEL_HIGH>, |
599 | <0 96 IRQ_TYPE_LEVEL_HIGH>; | |
e29fe21c SG |
600 | #reset-cells = <1>; |
601 | }; | |
602 | ||
603 | gpc: gpc@020dc000 { | |
604 | compatible = "fsl,imx6sl-gpc", "fsl,imx6q-gpc"; | |
605 | reg = <0x020dc000 0x4000>; | |
13088c23 | 606 | interrupts = <0 89 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
607 | }; |
608 | ||
e03d10f9 | 609 | gpr: iomuxc-gpr@020e0000 { |
5f7adc97 SG |
610 | compatible = "fsl,imx6sl-iomuxc-gpr", |
611 | "fsl,imx6q-iomuxc-gpr", "syscon"; | |
e03d10f9 FD |
612 | reg = <0x020e0000 0x38>; |
613 | }; | |
e29fe21c SG |
614 | |
615 | iomuxc: iomuxc@020e0000 { | |
616 | compatible = "fsl,imx6sl-iomuxc"; | |
617 | reg = <0x020e0000 0x4000>; | |
e29fe21c SG |
618 | }; |
619 | ||
620 | csi: csi@020e4000 { | |
621 | reg = <0x020e4000 0x4000>; | |
13088c23 | 622 | interrupts = <0 7 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
623 | }; |
624 | ||
625 | spdc: spdc@020e8000 { | |
626 | reg = <0x020e8000 0x4000>; | |
13088c23 | 627 | interrupts = <0 6 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
628 | }; |
629 | ||
630 | sdma: sdma@020ec000 { | |
811e7685 | 631 | compatible = "fsl,imx6sl-sdma", "fsl,imx6q-sdma"; |
e29fe21c | 632 | reg = <0x020ec000 0x4000>; |
13088c23 | 633 | interrupts = <0 2 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
634 | clocks = <&clks IMX6SL_CLK_SDMA>, |
635 | <&clks IMX6SL_CLK_SDMA>; | |
636 | clock-names = "ipg", "ahb"; | |
fb72bb21 | 637 | #dma-cells = <3>; |
44a26877 SG |
638 | /* imx6sl reuses imx6q sdma firmware */ |
639 | fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin"; | |
e29fe21c SG |
640 | }; |
641 | ||
642 | pxp: pxp@020f0000 { | |
643 | reg = <0x020f0000 0x4000>; | |
13088c23 | 644 | interrupts = <0 98 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
645 | }; |
646 | ||
647 | epdc: epdc@020f4000 { | |
648 | reg = <0x020f4000 0x4000>; | |
13088c23 | 649 | interrupts = <0 97 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
650 | }; |
651 | ||
652 | lcdif: lcdif@020f8000 { | |
e99b077b | 653 | compatible = "fsl,imx6sl-lcdif", "fsl,imx28-lcdif"; |
e29fe21c | 654 | reg = <0x020f8000 0x4000>; |
13088c23 | 655 | interrupts = <0 39 IRQ_TYPE_LEVEL_HIGH>; |
e99b077b FE |
656 | clocks = <&clks IMX6SL_CLK_LCDIF_PIX>, |
657 | <&clks IMX6SL_CLK_LCDIF_AXI>, | |
658 | <&clks IMX6SL_CLK_DUMMY>; | |
659 | clock-names = "pix", "axi", "disp_axi"; | |
660 | status = "disabled"; | |
e29fe21c SG |
661 | }; |
662 | ||
663 | dcp: dcp@020fc000 { | |
664 | reg = <0x020fc000 0x4000>; | |
13088c23 | 665 | interrupts = <0 99 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
666 | }; |
667 | }; | |
668 | ||
669 | aips2: aips-bus@02100000 { | |
670 | compatible = "fsl,aips-bus", "simple-bus"; | |
671 | #address-cells = <1>; | |
672 | #size-cells = <1>; | |
673 | reg = <0x02100000 0x100000>; | |
674 | ranges; | |
675 | ||
676 | usbotg1: usb@02184000 { | |
677 | compatible = "fsl,imx6sl-usb", "fsl,imx27-usb"; | |
678 | reg = <0x02184000 0x200>; | |
13088c23 | 679 | interrupts = <0 43 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
680 | clocks = <&clks IMX6SL_CLK_USBOH3>; |
681 | fsl,usbphy = <&usbphy1>; | |
682 | fsl,usbmisc = <&usbmisc 0>; | |
683 | status = "disabled"; | |
684 | }; | |
685 | ||
686 | usbotg2: usb@02184200 { | |
687 | compatible = "fsl,imx6sl-usb", "fsl,imx27-usb"; | |
688 | reg = <0x02184200 0x200>; | |
13088c23 | 689 | interrupts = <0 42 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
690 | clocks = <&clks IMX6SL_CLK_USBOH3>; |
691 | fsl,usbphy = <&usbphy2>; | |
692 | fsl,usbmisc = <&usbmisc 1>; | |
693 | status = "disabled"; | |
694 | }; | |
695 | ||
696 | usbh: usb@02184400 { | |
697 | compatible = "fsl,imx6sl-usb", "fsl,imx27-usb"; | |
698 | reg = <0x02184400 0x200>; | |
13088c23 | 699 | interrupts = <0 40 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
700 | clocks = <&clks IMX6SL_CLK_USBOH3>; |
701 | fsl,usbmisc = <&usbmisc 2>; | |
702 | status = "disabled"; | |
703 | }; | |
704 | ||
705 | usbmisc: usbmisc@02184800 { | |
706 | #index-cells = <1>; | |
707 | compatible = "fsl,imx6sl-usbmisc", "fsl,imx6q-usbmisc"; | |
708 | reg = <0x02184800 0x200>; | |
709 | clocks = <&clks IMX6SL_CLK_USBOH3>; | |
710 | }; | |
711 | ||
712 | fec: ethernet@02188000 { | |
713 | compatible = "fsl,imx6sl-fec", "fsl,imx25-fec"; | |
714 | reg = <0x02188000 0x4000>; | |
13088c23 | 715 | interrupts = <0 114 IRQ_TYPE_LEVEL_HIGH>; |
8c562a1e | 716 | clocks = <&clks IMX6SL_CLK_ENET>, |
e29fe21c SG |
717 | <&clks IMX6SL_CLK_ENET_REF>; |
718 | clock-names = "ipg", "ahb"; | |
719 | status = "disabled"; | |
720 | }; | |
721 | ||
722 | usdhc1: usdhc@02190000 { | |
723 | compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc"; | |
724 | reg = <0x02190000 0x4000>; | |
13088c23 | 725 | interrupts = <0 22 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
726 | clocks = <&clks IMX6SL_CLK_USDHC1>, |
727 | <&clks IMX6SL_CLK_USDHC1>, | |
728 | <&clks IMX6SL_CLK_USDHC1>; | |
729 | clock-names = "ipg", "ahb", "per"; | |
730 | bus-width = <4>; | |
731 | status = "disabled"; | |
732 | }; | |
733 | ||
734 | usdhc2: usdhc@02194000 { | |
735 | compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc"; | |
736 | reg = <0x02194000 0x4000>; | |
13088c23 | 737 | interrupts = <0 23 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
738 | clocks = <&clks IMX6SL_CLK_USDHC2>, |
739 | <&clks IMX6SL_CLK_USDHC2>, | |
740 | <&clks IMX6SL_CLK_USDHC2>; | |
741 | clock-names = "ipg", "ahb", "per"; | |
742 | bus-width = <4>; | |
743 | status = "disabled"; | |
744 | }; | |
745 | ||
746 | usdhc3: usdhc@02198000 { | |
747 | compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc"; | |
748 | reg = <0x02198000 0x4000>; | |
13088c23 | 749 | interrupts = <0 24 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
750 | clocks = <&clks IMX6SL_CLK_USDHC3>, |
751 | <&clks IMX6SL_CLK_USDHC3>, | |
752 | <&clks IMX6SL_CLK_USDHC3>; | |
753 | clock-names = "ipg", "ahb", "per"; | |
754 | bus-width = <4>; | |
755 | status = "disabled"; | |
756 | }; | |
757 | ||
758 | usdhc4: usdhc@0219c000 { | |
759 | compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc"; | |
760 | reg = <0x0219c000 0x4000>; | |
13088c23 | 761 | interrupts = <0 25 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
762 | clocks = <&clks IMX6SL_CLK_USDHC4>, |
763 | <&clks IMX6SL_CLK_USDHC4>, | |
764 | <&clks IMX6SL_CLK_USDHC4>; | |
765 | clock-names = "ipg", "ahb", "per"; | |
766 | bus-width = <4>; | |
767 | status = "disabled"; | |
768 | }; | |
769 | ||
770 | i2c1: i2c@021a0000 { | |
771 | #address-cells = <1>; | |
772 | #size-cells = <0>; | |
773 | compatible = "fsl,imx6sl-i2c", "fsl,imx21-i2c"; | |
774 | reg = <0x021a0000 0x4000>; | |
13088c23 | 775 | interrupts = <0 36 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
776 | clocks = <&clks IMX6SL_CLK_I2C1>; |
777 | status = "disabled"; | |
778 | }; | |
779 | ||
780 | i2c2: i2c@021a4000 { | |
781 | #address-cells = <1>; | |
782 | #size-cells = <0>; | |
783 | compatible = "fsl,imx6sl-i2c", "fsl,imx21-i2c"; | |
784 | reg = <0x021a4000 0x4000>; | |
13088c23 | 785 | interrupts = <0 37 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
786 | clocks = <&clks IMX6SL_CLK_I2C2>; |
787 | status = "disabled"; | |
788 | }; | |
789 | ||
790 | i2c3: i2c@021a8000 { | |
791 | #address-cells = <1>; | |
792 | #size-cells = <0>; | |
793 | compatible = "fsl,imx6sl-i2c", "fsl,imx21-i2c"; | |
794 | reg = <0x021a8000 0x4000>; | |
13088c23 | 795 | interrupts = <0 38 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
796 | clocks = <&clks IMX6SL_CLK_I2C3>; |
797 | status = "disabled"; | |
798 | }; | |
799 | ||
800 | mmdc: mmdc@021b0000 { | |
801 | compatible = "fsl,imx6sl-mmdc", "fsl,imx6q-mmdc"; | |
802 | reg = <0x021b0000 0x4000>; | |
803 | }; | |
804 | ||
805 | rngb: rngb@021b4000 { | |
806 | reg = <0x021b4000 0x4000>; | |
13088c23 | 807 | interrupts = <0 5 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
808 | }; |
809 | ||
810 | weim: weim@021b8000 { | |
811 | reg = <0x021b8000 0x4000>; | |
13088c23 | 812 | interrupts = <0 14 IRQ_TYPE_LEVEL_HIGH>; |
e29fe21c SG |
813 | }; |
814 | ||
815 | ocotp: ocotp@021bc000 { | |
2998b332 | 816 | compatible = "fsl,imx6sl-ocotp", "syscon"; |
e29fe21c SG |
817 | reg = <0x021bc000 0x4000>; |
818 | }; | |
819 | ||
820 | audmux: audmux@021d8000 { | |
821 | compatible = "fsl,imx6sl-audmux", "fsl,imx31-audmux"; | |
822 | reg = <0x021d8000 0x4000>; | |
823 | status = "disabled"; | |
824 | }; | |
825 | }; | |
826 | }; | |
827 | }; |