Commit | Line | Data |
---|---|---|
7c661394 NF |
1 | /* |
2 | * sama5d4.dtsi - Device Tree Include file for SAMA5D4 family SoC | |
3 | * | |
4 | * Copyright (C) 2014 Atmel, | |
5 | * 2014 Nicolas Ferre <nicolas.ferre@atmel.com> | |
6 | * | |
7 | * This file is dual-licensed: you can use it either under the terms | |
8 | * of the GPL or the X11 license, at your option. Note that this dual | |
9 | * licensing only applies to this file, and not this project as a | |
10 | * whole. | |
11 | * | |
1d2a0563 | 12 | * a) This file is free software; you can redistribute it and/or |
7c661394 NF |
13 | * modify it under the terms of the GNU General Public License as |
14 | * published by the Free Software Foundation; either version 2 of the | |
15 | * License, or (at your option) any later version. | |
16 | * | |
1d2a0563 | 17 | * This file is distributed in the hope that it will be useful, |
7c661394 NF |
18 | * but WITHOUT ANY WARRANTY; without even the implied warranty of |
19 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
20 | * GNU General Public License for more details. | |
21 | * | |
22 | * Or, alternatively, | |
23 | * | |
24 | * b) Permission is hereby granted, free of charge, to any person | |
25 | * obtaining a copy of this software and associated documentation | |
26 | * files (the "Software"), to deal in the Software without | |
27 | * restriction, including without limitation the rights to use, | |
28 | * copy, modify, merge, publish, distribute, sublicense, and/or | |
29 | * sell copies of the Software, and to permit persons to whom the | |
30 | * Software is furnished to do so, subject to the following | |
31 | * conditions: | |
32 | * | |
33 | * The above copyright notice and this permission notice shall be | |
34 | * included in all copies or substantial portions of the Software. | |
35 | * | |
36 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
37 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES | |
38 | * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
39 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT | |
40 | * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, | |
41 | * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
42 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
43 | * OTHER DEALINGS IN THE SOFTWARE. | |
44 | */ | |
45 | ||
46 | #include "skeleton.dtsi" | |
47 | #include <dt-bindings/clock/at91.h> | |
b3c7a497 | 48 | #include <dt-bindings/dma/at91.h> |
7c661394 NF |
49 | #include <dt-bindings/pinctrl/at91.h> |
50 | #include <dt-bindings/interrupt-controller/irq.h> | |
51 | #include <dt-bindings/gpio/gpio.h> | |
52 | ||
53 | / { | |
54 | model = "Atmel SAMA5D4 family SoC"; | |
55 | compatible = "atmel,sama5d4"; | |
56 | interrupt-parent = <&aic>; | |
57 | ||
58 | aliases { | |
59 | serial0 = &usart3; | |
60 | serial1 = &usart4; | |
61 | serial2 = &usart2; | |
4896c733 JW |
62 | serial3 = &usart0; |
63 | serial4 = &usart1; | |
7484f3cf SK |
64 | serial5 = &uart0; |
65 | serial6 = &uart1; | |
7c661394 NF |
66 | gpio0 = &pioA; |
67 | gpio1 = &pioB; | |
68 | gpio2 = &pioC; | |
1de77b7f | 69 | gpio3 = &pioD; |
7c661394 | 70 | gpio4 = &pioE; |
0a5c5f84 | 71 | pwm0 = &pwm0; |
0697edd7 BS |
72 | ssc0 = &ssc0; |
73 | ssc1 = &ssc1; | |
7c661394 NF |
74 | tcb0 = &tcb0; |
75 | tcb1 = &tcb1; | |
a547f60a | 76 | i2c0 = &i2c0; |
4cc7cdf3 | 77 | i2c1 = &i2c1; |
7c661394 NF |
78 | i2c2 = &i2c2; |
79 | }; | |
80 | cpus { | |
81 | #address-cells = <1>; | |
82 | #size-cells = <0>; | |
83 | ||
84 | cpu@0 { | |
85 | device_type = "cpu"; | |
86 | compatible = "arm,cortex-a5"; | |
87 | reg = <0>; | |
88 | next-level-cache = <&L2>; | |
89 | }; | |
90 | }; | |
91 | ||
92 | memory { | |
93 | reg = <0x20000000 0x20000000>; | |
94 | }; | |
95 | ||
96 | clocks { | |
97 | slow_xtal: slow_xtal { | |
98 | compatible = "fixed-clock"; | |
99 | #clock-cells = <0>; | |
100 | clock-frequency = <0>; | |
101 | }; | |
102 | ||
103 | main_xtal: main_xtal { | |
104 | compatible = "fixed-clock"; | |
105 | #clock-cells = <0>; | |
106 | clock-frequency = <0>; | |
107 | }; | |
108 | ||
109 | adc_op_clk: adc_op_clk{ | |
110 | compatible = "fixed-clock"; | |
111 | #clock-cells = <0>; | |
112 | clock-frequency = <1000000>; | |
113 | }; | |
114 | }; | |
115 | ||
f04660e4 AB |
116 | ns_sram: sram@00210000 { |
117 | compatible = "mmio-sram"; | |
118 | reg = <0x00210000 0x10000>; | |
119 | }; | |
120 | ||
7c661394 NF |
121 | ahb { |
122 | compatible = "simple-bus"; | |
123 | #address-cells = <1>; | |
124 | #size-cells = <1>; | |
125 | ranges; | |
126 | ||
127 | usb0: gadget@00400000 { | |
128 | #address-cells = <1>; | |
129 | #size-cells = <0>; | |
6540165c | 130 | compatible = "atmel,sama5d3-udc"; |
7c661394 NF |
131 | reg = <0x00400000 0x100000 |
132 | 0xfc02c000 0x4000>; | |
133 | interrupts = <47 IRQ_TYPE_LEVEL_HIGH 2>; | |
134 | clocks = <&udphs_clk>, <&utmi>; | |
135 | clock-names = "pclk", "hclk"; | |
136 | status = "disabled"; | |
137 | ||
138 | ep0 { | |
139 | reg = <0>; | |
140 | atmel,fifo-size = <64>; | |
141 | atmel,nb-banks = <1>; | |
142 | }; | |
143 | ||
144 | ep1 { | |
145 | reg = <1>; | |
146 | atmel,fifo-size = <1024>; | |
147 | atmel,nb-banks = <3>; | |
148 | atmel,can-dma; | |
149 | atmel,can-isoc; | |
150 | }; | |
151 | ||
152 | ep2 { | |
153 | reg = <2>; | |
154 | atmel,fifo-size = <1024>; | |
155 | atmel,nb-banks = <3>; | |
156 | atmel,can-dma; | |
157 | atmel,can-isoc; | |
158 | }; | |
159 | ||
160 | ep3 { | |
161 | reg = <3>; | |
162 | atmel,fifo-size = <1024>; | |
163 | atmel,nb-banks = <2>; | |
164 | atmel,can-dma; | |
165 | atmel,can-isoc; | |
166 | }; | |
167 | ||
168 | ep4 { | |
169 | reg = <4>; | |
170 | atmel,fifo-size = <1024>; | |
171 | atmel,nb-banks = <2>; | |
172 | atmel,can-dma; | |
173 | atmel,can-isoc; | |
174 | }; | |
175 | ||
176 | ep5 { | |
177 | reg = <5>; | |
178 | atmel,fifo-size = <1024>; | |
179 | atmel,nb-banks = <2>; | |
180 | atmel,can-dma; | |
181 | atmel,can-isoc; | |
182 | }; | |
183 | ||
184 | ep6 { | |
185 | reg = <6>; | |
186 | atmel,fifo-size = <1024>; | |
187 | atmel,nb-banks = <2>; | |
188 | atmel,can-dma; | |
189 | atmel,can-isoc; | |
190 | }; | |
191 | ||
192 | ep7 { | |
193 | reg = <7>; | |
194 | atmel,fifo-size = <1024>; | |
195 | atmel,nb-banks = <2>; | |
196 | atmel,can-dma; | |
197 | atmel,can-isoc; | |
198 | }; | |
199 | ||
200 | ep8 { | |
201 | reg = <8>; | |
202 | atmel,fifo-size = <1024>; | |
203 | atmel,nb-banks = <2>; | |
204 | atmel,can-isoc; | |
205 | }; | |
206 | ||
207 | ep9 { | |
208 | reg = <9>; | |
209 | atmel,fifo-size = <1024>; | |
210 | atmel,nb-banks = <2>; | |
211 | atmel,can-isoc; | |
212 | }; | |
213 | ||
214 | ep10 { | |
215 | reg = <10>; | |
216 | atmel,fifo-size = <1024>; | |
217 | atmel,nb-banks = <2>; | |
218 | atmel,can-isoc; | |
219 | }; | |
220 | ||
221 | ep11 { | |
222 | reg = <11>; | |
223 | atmel,fifo-size = <1024>; | |
224 | atmel,nb-banks = <2>; | |
225 | atmel,can-isoc; | |
226 | }; | |
227 | ||
228 | ep12 { | |
229 | reg = <12>; | |
230 | atmel,fifo-size = <1024>; | |
231 | atmel,nb-banks = <2>; | |
232 | atmel,can-isoc; | |
233 | }; | |
234 | ||
235 | ep13 { | |
236 | reg = <13>; | |
237 | atmel,fifo-size = <1024>; | |
238 | atmel,nb-banks = <2>; | |
239 | atmel,can-isoc; | |
240 | }; | |
241 | ||
242 | ep14 { | |
243 | reg = <14>; | |
244 | atmel,fifo-size = <1024>; | |
245 | atmel,nb-banks = <2>; | |
246 | atmel,can-isoc; | |
247 | }; | |
248 | ||
249 | ep15 { | |
250 | reg = <15>; | |
251 | atmel,fifo-size = <1024>; | |
252 | atmel,nb-banks = <2>; | |
253 | atmel,can-isoc; | |
254 | }; | |
255 | }; | |
256 | ||
257 | usb1: ohci@00500000 { | |
258 | compatible = "atmel,at91rm9200-ohci", "usb-ohci"; | |
259 | reg = <0x00500000 0x100000>; | |
260 | interrupts = <46 IRQ_TYPE_LEVEL_HIGH 2>; | |
f8073708 BB |
261 | clocks = <&uhphs_clk>, <&uhphs_clk>, <&uhpck>; |
262 | clock-names = "ohci_clk", "hclk", "uhpck"; | |
7c661394 NF |
263 | status = "disabled"; |
264 | }; | |
265 | ||
266 | usb2: ehci@00600000 { | |
267 | compatible = "atmel,at91sam9g45-ehci", "usb-ehci"; | |
268 | reg = <0x00600000 0x100000>; | |
269 | interrupts = <46 IRQ_TYPE_LEVEL_HIGH 2>; | |
855868a5 BB |
270 | clocks = <&utmi>, <&uhphs_clk>; |
271 | clock-names = "usb_clk", "ehci_clk"; | |
7c661394 NF |
272 | status = "disabled"; |
273 | }; | |
274 | ||
275 | L2: cache-controller@00a00000 { | |
276 | compatible = "arm,pl310-cache"; | |
277 | reg = <0x00a00000 0x1000>; | |
278 | interrupts = <67 IRQ_TYPE_LEVEL_HIGH 4>; | |
279 | cache-unified; | |
280 | cache-level = <2>; | |
281 | }; | |
282 | ||
283 | nand0: nand@80000000 { | |
fda077c0 | 284 | compatible = "atmel,sama5d4-nand", "atmel,at91rm9200-nand"; |
7c661394 NF |
285 | #address-cells = <1>; |
286 | #size-cells = <1>; | |
287 | ranges; | |
288 | reg = < 0x80000000 0x08000000 /* EBI CS3 */ | |
289 | 0xfc05c070 0x00000490 /* SMC PMECC regs */ | |
290 | 0xfc05c500 0x00000100 /* SMC PMECC Error Location regs */ | |
291 | >; | |
292 | interrupts = <22 IRQ_TYPE_LEVEL_HIGH 6>; | |
293 | atmel,nand-addr-offset = <21>; | |
294 | atmel,nand-cmd-offset = <22>; | |
295 | atmel,nand-has-dma; | |
296 | pinctrl-names = "default"; | |
297 | pinctrl-0 = <&pinctrl_nand>; | |
298 | status = "disabled"; | |
299 | ||
300 | nfc@90000000 { | |
301 | compatible = "atmel,sama5d3-nfc"; | |
302 | #address-cells = <1>; | |
303 | #size-cells = <1>; | |
304 | reg = < | |
55d6cbaa | 305 | 0x90000000 0x08000000 /* NFC Command Registers */ |
7c661394 NF |
306 | 0xfc05c000 0x00000070 /* NFC HSMC regs */ |
307 | 0x00100000 0x00100000 /* NFC SRAM banks */ | |
308 | >; | |
309 | clocks = <&hsmc_clk>; | |
310 | atmel,write-by-sram; | |
311 | }; | |
312 | }; | |
313 | ||
314 | apb { | |
315 | compatible = "simple-bus"; | |
316 | #address-cells = <1>; | |
317 | #size-cells = <1>; | |
318 | ranges; | |
319 | ||
7e60dd30 BB |
320 | hlcdc: hlcdc@f0000000 { |
321 | compatible = "atmel,sama5d4-hlcdc"; | |
322 | reg = <0xf0000000 0x4000>; | |
323 | interrupts = <51 IRQ_TYPE_LEVEL_HIGH 0>; | |
324 | clocks = <&lcdc_clk>, <&lcdck>, <&clk32k>; | |
325 | clock-names = "periph_clk","sys_clk", "slow_clk"; | |
326 | status = "disabled"; | |
327 | ||
328 | hlcdc-display-controller { | |
329 | compatible = "atmel,hlcdc-display-controller"; | |
330 | #address-cells = <1>; | |
331 | #size-cells = <0>; | |
332 | ||
333 | port@0 { | |
334 | #address-cells = <1>; | |
335 | #size-cells = <0>; | |
336 | reg = <0>; | |
337 | }; | |
338 | }; | |
339 | ||
340 | hlcdc_pwm: hlcdc-pwm { | |
341 | compatible = "atmel,hlcdc-pwm"; | |
342 | pinctrl-names = "default"; | |
343 | pinctrl-0 = <&pinctrl_lcd_pwm>; | |
344 | #pwm-cells = <3>; | |
345 | }; | |
346 | }; | |
347 | ||
b3c7a497 LD |
348 | dma1: dma-controller@f0004000 { |
349 | compatible = "atmel,sama5d4-dma"; | |
350 | reg = <0xf0004000 0x200>; | |
351 | interrupts = <50 IRQ_TYPE_LEVEL_HIGH 0>; | |
352 | #dma-cells = <1>; | |
353 | clocks = <&dma1_clk>; | |
354 | clock-names = "dma_clk"; | |
355 | }; | |
356 | ||
35762a62 JW |
357 | isi: isi@f0008000 { |
358 | compatible = "atmel,at91sam9g45-isi"; | |
359 | reg = <0xf0008000 0x4000>; | |
360 | interrupts = <52 IRQ_TYPE_LEVEL_HIGH 5>; | |
361 | pinctrl-names = "default"; | |
362 | pinctrl-0 = <&pinctrl_isi_data_0_7>; | |
363 | clocks = <&isi_clk>; | |
364 | clock-names = "isi_clk"; | |
365 | status = "disabled"; | |
366 | port { | |
367 | #address-cells = <1>; | |
368 | #size-cells = <0>; | |
369 | }; | |
370 | }; | |
371 | ||
7c661394 NF |
372 | ramc0: ramc@f0010000 { |
373 | compatible = "atmel,sama5d3-ddramc"; | |
374 | reg = <0xf0010000 0x200>; | |
375 | clocks = <&ddrck>, <&mpddr_clk>; | |
376 | clock-names = "ddrck", "mpddr"; | |
377 | }; | |
378 | ||
b3c7a497 LD |
379 | dma0: dma-controller@f0014000 { |
380 | compatible = "atmel,sama5d4-dma"; | |
381 | reg = <0xf0014000 0x200>; | |
382 | interrupts = <8 IRQ_TYPE_LEVEL_HIGH 0>; | |
383 | #dma-cells = <1>; | |
384 | clocks = <&dma0_clk>; | |
385 | clock-names = "dma_clk"; | |
386 | }; | |
387 | ||
7c661394 NF |
388 | pmc: pmc@f0018000 { |
389 | compatible = "atmel,sama5d3-pmc"; | |
390 | reg = <0xf0018000 0x120>; | |
391 | interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>; | |
392 | interrupt-controller; | |
393 | #address-cells = <1>; | |
394 | #size-cells = <0>; | |
395 | #interrupt-cells = <1>; | |
396 | ||
397 | main_rc_osc: main_rc_osc { | |
398 | compatible = "atmel,at91sam9x5-clk-main-rc-osc"; | |
399 | #clock-cells = <0>; | |
400 | interrupt-parent = <&pmc>; | |
401 | interrupts = <AT91_PMC_MOSCRCS>; | |
402 | clock-frequency = <12000000>; | |
403 | clock-accuracy = <100000000>; | |
404 | }; | |
405 | ||
406 | main_osc: main_osc { | |
407 | compatible = "atmel,at91rm9200-clk-main-osc"; | |
408 | #clock-cells = <0>; | |
409 | interrupt-parent = <&pmc>; | |
410 | interrupts = <AT91_PMC_MOSCS>; | |
411 | clocks = <&main_xtal>; | |
412 | }; | |
413 | ||
414 | main: mainck { | |
415 | compatible = "atmel,at91sam9x5-clk-main"; | |
416 | #clock-cells = <0>; | |
417 | interrupt-parent = <&pmc>; | |
418 | interrupts = <AT91_PMC_MOSCSELS>; | |
419 | clocks = <&main_rc_osc &main_osc>; | |
420 | }; | |
421 | ||
422 | plla: pllack { | |
423 | compatible = "atmel,sama5d3-clk-pll"; | |
424 | #clock-cells = <0>; | |
425 | interrupt-parent = <&pmc>; | |
426 | interrupts = <AT91_PMC_LOCKA>; | |
427 | clocks = <&main>; | |
428 | reg = <0>; | |
429 | atmel,clk-input-range = <12000000 12000000>; | |
430 | #atmel,pll-clk-output-range-cells = <4>; | |
431 | atmel,pll-clk-output-ranges = <600000000 1200000000 0 0>; | |
432 | }; | |
433 | ||
434 | plladiv: plladivck { | |
435 | compatible = "atmel,at91sam9x5-clk-plldiv"; | |
436 | #clock-cells = <0>; | |
437 | clocks = <&plla>; | |
438 | }; | |
439 | ||
440 | utmi: utmick { | |
441 | compatible = "atmel,at91sam9x5-clk-utmi"; | |
442 | #clock-cells = <0>; | |
443 | interrupt-parent = <&pmc>; | |
444 | interrupts = <AT91_PMC_LOCKU>; | |
445 | clocks = <&main>; | |
446 | }; | |
447 | ||
448 | mck: masterck { | |
449 | compatible = "atmel,at91sam9x5-clk-master"; | |
450 | #clock-cells = <0>; | |
451 | interrupt-parent = <&pmc>; | |
452 | interrupts = <AT91_PMC_MCKRDY>; | |
453 | clocks = <&clk32k>, <&main>, <&plladiv>, <&utmi>; | |
454 | atmel,clk-output-range = <125000000 177000000>; | |
455 | atmel,clk-divisors = <1 2 4 3>; | |
456 | }; | |
457 | ||
458 | h32ck: h32mxck { | |
459 | #clock-cells = <0>; | |
460 | compatible = "atmel,sama5d4-clk-h32mx"; | |
461 | clocks = <&mck>; | |
462 | }; | |
463 | ||
464 | usb: usbck { | |
465 | compatible = "atmel,at91sam9x5-clk-usb"; | |
466 | #clock-cells = <0>; | |
467 | clocks = <&plladiv>, <&utmi>; | |
468 | }; | |
469 | ||
470 | prog: progck { | |
471 | compatible = "atmel,at91sam9x5-clk-programmable"; | |
472 | #address-cells = <1>; | |
473 | #size-cells = <0>; | |
474 | interrupt-parent = <&pmc>; | |
475 | clocks = <&clk32k>, <&main>, <&plladiv>, <&utmi>, <&mck>; | |
476 | ||
477 | prog0: prog0 { | |
478 | #clock-cells = <0>; | |
479 | reg = <0>; | |
480 | interrupts = <AT91_PMC_PCKRDY(0)>; | |
481 | }; | |
482 | ||
483 | prog1: prog1 { | |
484 | #clock-cells = <0>; | |
485 | reg = <1>; | |
486 | interrupts = <AT91_PMC_PCKRDY(1)>; | |
487 | }; | |
488 | ||
489 | prog2: prog2 { | |
490 | #clock-cells = <0>; | |
491 | reg = <2>; | |
492 | interrupts = <AT91_PMC_PCKRDY(2)>; | |
493 | }; | |
494 | }; | |
495 | ||
496 | smd: smdclk { | |
497 | compatible = "atmel,at91sam9x5-clk-smd"; | |
498 | #clock-cells = <0>; | |
499 | clocks = <&plladiv>, <&utmi>; | |
500 | }; | |
501 | ||
502 | systemck { | |
503 | compatible = "atmel,at91rm9200-clk-system"; | |
504 | #address-cells = <1>; | |
505 | #size-cells = <0>; | |
506 | ||
507 | ddrck: ddrck { | |
508 | #clock-cells = <0>; | |
509 | reg = <2>; | |
510 | clocks = <&mck>; | |
511 | }; | |
512 | ||
513 | lcdck: lcdck { | |
514 | #clock-cells = <0>; | |
db68e71a BB |
515 | reg = <3>; |
516 | clocks = <&mck>; | |
7c661394 NF |
517 | }; |
518 | ||
519 | smdck: smdck { | |
520 | #clock-cells = <0>; | |
521 | reg = <4>; | |
522 | clocks = <&smd>; | |
523 | }; | |
524 | ||
525 | uhpck: uhpck { | |
526 | #clock-cells = <0>; | |
527 | reg = <6>; | |
528 | clocks = <&usb>; | |
529 | }; | |
530 | ||
531 | udpck: udpck { | |
532 | #clock-cells = <0>; | |
533 | reg = <7>; | |
534 | clocks = <&usb>; | |
535 | }; | |
536 | ||
537 | pck0: pck0 { | |
538 | #clock-cells = <0>; | |
539 | reg = <8>; | |
540 | clocks = <&prog0>; | |
541 | }; | |
542 | ||
543 | pck1: pck1 { | |
544 | #clock-cells = <0>; | |
545 | reg = <9>; | |
546 | clocks = <&prog1>; | |
547 | }; | |
548 | ||
549 | pck2: pck2 { | |
550 | #clock-cells = <0>; | |
551 | reg = <10>; | |
552 | clocks = <&prog2>; | |
553 | }; | |
554 | }; | |
555 | ||
556 | periph32ck { | |
557 | compatible = "atmel,at91sam9x5-clk-peripheral"; | |
558 | #address-cells = <1>; | |
559 | #size-cells = <0>; | |
560 | clocks = <&h32ck>; | |
561 | ||
562 | pioD_clk: pioD_clk { | |
563 | #clock-cells = <0>; | |
564 | reg = <5>; | |
565 | }; | |
566 | ||
567 | usart0_clk: usart0_clk { | |
568 | #clock-cells = <0>; | |
569 | reg = <6>; | |
570 | }; | |
571 | ||
572 | usart1_clk: usart1_clk { | |
573 | #clock-cells = <0>; | |
574 | reg = <7>; | |
575 | }; | |
576 | ||
577 | icm_clk: icm_clk { | |
578 | #clock-cells = <0>; | |
579 | reg = <9>; | |
580 | }; | |
581 | ||
582 | aes_clk: aes_clk { | |
583 | #clock-cells = <0>; | |
584 | reg = <12>; | |
585 | }; | |
586 | ||
587 | tdes_clk: tdes_clk { | |
588 | #clock-cells = <0>; | |
589 | reg = <14>; | |
590 | }; | |
591 | ||
592 | sha_clk: sha_clk { | |
593 | #clock-cells = <0>; | |
594 | reg = <15>; | |
595 | }; | |
596 | ||
597 | matrix1_clk: matrix1_clk { | |
598 | #clock-cells = <0>; | |
599 | reg = <17>; | |
600 | }; | |
601 | ||
602 | hsmc_clk: hsmc_clk { | |
603 | #clock-cells = <0>; | |
604 | reg = <22>; | |
605 | }; | |
606 | ||
607 | pioA_clk: pioA_clk { | |
608 | #clock-cells = <0>; | |
609 | reg = <23>; | |
610 | }; | |
611 | ||
612 | pioB_clk: pioB_clk { | |
613 | #clock-cells = <0>; | |
614 | reg = <24>; | |
615 | }; | |
616 | ||
617 | pioC_clk: pioC_clk { | |
618 | #clock-cells = <0>; | |
619 | reg = <25>; | |
620 | }; | |
621 | ||
622 | pioE_clk: pioE_clk { | |
623 | #clock-cells = <0>; | |
624 | reg = <26>; | |
625 | }; | |
626 | ||
627 | uart0_clk: uart0_clk { | |
628 | #clock-cells = <0>; | |
629 | reg = <27>; | |
630 | }; | |
631 | ||
632 | uart1_clk: uart1_clk { | |
633 | #clock-cells = <0>; | |
634 | reg = <28>; | |
635 | }; | |
636 | ||
637 | usart2_clk: usart2_clk { | |
638 | #clock-cells = <0>; | |
639 | reg = <29>; | |
640 | }; | |
641 | ||
642 | usart3_clk: usart3_clk { | |
643 | #clock-cells = <0>; | |
644 | reg = <30>; | |
645 | }; | |
646 | ||
647 | usart4_clk: usart4_clk { | |
648 | #clock-cells = <0>; | |
649 | reg = <31>; | |
650 | }; | |
651 | ||
652 | twi0_clk: twi0_clk { | |
653 | reg = <32>; | |
654 | #clock-cells = <0>; | |
655 | }; | |
656 | ||
657 | twi1_clk: twi1_clk { | |
658 | #clock-cells = <0>; | |
659 | reg = <33>; | |
660 | }; | |
661 | ||
662 | twi2_clk: twi2_clk { | |
663 | #clock-cells = <0>; | |
664 | reg = <34>; | |
665 | }; | |
666 | ||
667 | mci0_clk: mci0_clk { | |
668 | #clock-cells = <0>; | |
669 | reg = <35>; | |
670 | }; | |
671 | ||
672 | mci1_clk: mci1_clk { | |
673 | #clock-cells = <0>; | |
674 | reg = <36>; | |
675 | }; | |
676 | ||
677 | spi0_clk: spi0_clk { | |
678 | #clock-cells = <0>; | |
679 | reg = <37>; | |
680 | }; | |
681 | ||
682 | spi1_clk: spi1_clk { | |
683 | #clock-cells = <0>; | |
684 | reg = <38>; | |
685 | }; | |
686 | ||
687 | spi2_clk: spi2_clk { | |
688 | #clock-cells = <0>; | |
689 | reg = <39>; | |
690 | }; | |
691 | ||
692 | tcb0_clk: tcb0_clk { | |
693 | #clock-cells = <0>; | |
694 | reg = <40>; | |
695 | }; | |
696 | ||
697 | tcb1_clk: tcb1_clk { | |
698 | #clock-cells = <0>; | |
699 | reg = <41>; | |
700 | }; | |
701 | ||
702 | tcb2_clk: tcb2_clk { | |
703 | #clock-cells = <0>; | |
704 | reg = <42>; | |
705 | }; | |
706 | ||
707 | pwm_clk: pwm_clk { | |
708 | #clock-cells = <0>; | |
709 | reg = <43>; | |
710 | }; | |
711 | ||
712 | adc_clk: adc_clk { | |
713 | #clock-cells = <0>; | |
714 | reg = <44>; | |
715 | }; | |
716 | ||
717 | dbgu_clk: dbgu_clk { | |
718 | #clock-cells = <0>; | |
719 | reg = <45>; | |
720 | }; | |
721 | ||
722 | uhphs_clk: uhphs_clk { | |
723 | #clock-cells = <0>; | |
724 | reg = <46>; | |
725 | }; | |
726 | ||
727 | udphs_clk: udphs_clk { | |
728 | #clock-cells = <0>; | |
729 | reg = <47>; | |
730 | }; | |
731 | ||
732 | ssc0_clk: ssc0_clk { | |
733 | #clock-cells = <0>; | |
734 | reg = <48>; | |
735 | }; | |
736 | ||
737 | ssc1_clk: ssc1_clk { | |
738 | #clock-cells = <0>; | |
739 | reg = <49>; | |
740 | }; | |
741 | ||
742 | trng_clk: trng_clk { | |
743 | #clock-cells = <0>; | |
744 | reg = <53>; | |
745 | }; | |
746 | ||
747 | macb0_clk: macb0_clk { | |
748 | #clock-cells = <0>; | |
749 | reg = <54>; | |
750 | }; | |
751 | ||
752 | macb1_clk: macb1_clk { | |
753 | #clock-cells = <0>; | |
754 | reg = <55>; | |
755 | }; | |
756 | ||
757 | fuse_clk: fuse_clk { | |
758 | #clock-cells = <0>; | |
759 | reg = <57>; | |
760 | }; | |
761 | ||
762 | securam_clk: securam_clk { | |
763 | #clock-cells = <0>; | |
764 | reg = <59>; | |
765 | }; | |
766 | ||
767 | smd_clk: smd_clk { | |
768 | #clock-cells = <0>; | |
769 | reg = <61>; | |
770 | }; | |
771 | ||
772 | twi3_clk: twi3_clk { | |
773 | #clock-cells = <0>; | |
774 | reg = <62>; | |
775 | }; | |
776 | ||
777 | catb_clk: catb_clk { | |
778 | #clock-cells = <0>; | |
779 | reg = <63>; | |
780 | }; | |
781 | }; | |
782 | ||
783 | periph64ck { | |
784 | compatible = "atmel,at91sam9x5-clk-peripheral"; | |
785 | #address-cells = <1>; | |
786 | #size-cells = <0>; | |
787 | clocks = <&mck>; | |
788 | ||
789 | dma0_clk: dma0_clk { | |
790 | #clock-cells = <0>; | |
791 | reg = <8>; | |
792 | }; | |
793 | ||
794 | cpkcc_clk: cpkcc_clk { | |
795 | #clock-cells = <0>; | |
796 | reg = <10>; | |
797 | }; | |
798 | ||
799 | aesb_clk: aesb_clk { | |
800 | #clock-cells = <0>; | |
801 | reg = <13>; | |
802 | }; | |
803 | ||
804 | mpddr_clk: mpddr_clk { | |
805 | #clock-cells = <0>; | |
806 | reg = <16>; | |
807 | }; | |
808 | ||
809 | matrix0_clk: matrix0_clk { | |
810 | #clock-cells = <0>; | |
811 | reg = <18>; | |
812 | }; | |
813 | ||
814 | vdec_clk: vdec_clk { | |
815 | #clock-cells = <0>; | |
816 | reg = <19>; | |
817 | }; | |
818 | ||
819 | dma1_clk: dma1_clk { | |
820 | #clock-cells = <0>; | |
821 | reg = <50>; | |
822 | }; | |
823 | ||
b6d7d3f1 | 824 | lcdc_clk: lcdc_clk { |
7c661394 NF |
825 | #clock-cells = <0>; |
826 | reg = <51>; | |
827 | }; | |
828 | ||
829 | isi_clk: isi_clk { | |
830 | #clock-cells = <0>; | |
831 | reg = <52>; | |
832 | }; | |
833 | }; | |
834 | }; | |
835 | ||
836 | mmc0: mmc@f8000000 { | |
837 | compatible = "atmel,hsmci"; | |
838 | reg = <0xf8000000 0x600>; | |
839 | interrupts = <35 IRQ_TYPE_LEVEL_HIGH 0>; | |
b3c7a497 LD |
840 | dmas = <&dma1 |
841 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
842 | | AT91_XDMAC_DT_PERID(0))>; | |
843 | dma-names = "rxtx"; | |
7c661394 NF |
844 | pinctrl-names = "default"; |
845 | pinctrl-0 = <&pinctrl_mmc0_clk_cmd_dat0 &pinctrl_mmc0_dat1_3>; | |
846 | status = "disabled"; | |
847 | #address-cells = <1>; | |
848 | #size-cells = <0>; | |
849 | clocks = <&mci0_clk>; | |
850 | clock-names = "mci_clk"; | |
851 | }; | |
852 | ||
7484f3cf SK |
853 | uart0: serial@f8004000 { |
854 | compatible = "atmel,at91sam9260-usart"; | |
855 | reg = <0xf8004000 0x100>; | |
856 | interrupts = <27 IRQ_TYPE_LEVEL_HIGH 5>; | |
857 | dmas = <&dma1 | |
858 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
859 | | AT91_XDMAC_DT_PERID(22))>, | |
860 | <&dma1 | |
861 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
862 | | AT91_XDMAC_DT_PERID(23))>; | |
863 | dma-names = "tx", "rx"; | |
864 | pinctrl-names = "default"; | |
865 | pinctrl-0 = <&pinctrl_uart0>; | |
866 | clocks = <&uart0_clk>; | |
867 | clock-names = "usart"; | |
868 | status = "disabled"; | |
869 | }; | |
870 | ||
0697edd7 BS |
871 | ssc0: ssc@f8008000 { |
872 | compatible = "atmel,at91sam9g45-ssc"; | |
873 | reg = <0xf8008000 0x4000>; | |
874 | interrupts = <48 IRQ_TYPE_LEVEL_HIGH 0>; | |
875 | pinctrl-names = "default"; | |
876 | pinctrl-0 = <&pinctrl_ssc0_tx &pinctrl_ssc0_rx>; | |
877 | dmas = <&dma1 | |
878 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
879 | | AT91_XDMAC_DT_PERID(26))>, | |
880 | <&dma1 | |
881 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
882 | | AT91_XDMAC_DT_PERID(27))>; | |
883 | dma-names = "tx", "rx"; | |
884 | clocks = <&ssc0_clk>; | |
885 | clock-names = "pclk"; | |
886 | status = "disabled"; | |
887 | }; | |
888 | ||
0a5c5f84 BS |
889 | pwm0: pwm@f800c000 { |
890 | compatible = "atmel,sama5d3-pwm"; | |
891 | reg = <0xf800c000 0x300>; | |
892 | interrupts = <43 IRQ_TYPE_LEVEL_HIGH 4>; | |
893 | #pwm-cells = <3>; | |
894 | clocks = <&pwm_clk>; | |
895 | status = "disabled"; | |
896 | }; | |
897 | ||
7c661394 NF |
898 | spi0: spi@f8010000 { |
899 | #address-cells = <1>; | |
900 | #size-cells = <0>; | |
901 | compatible = "atmel,at91rm9200-spi"; | |
902 | reg = <0xf8010000 0x100>; | |
903 | interrupts = <37 IRQ_TYPE_LEVEL_HIGH 3>; | |
b3c7a497 LD |
904 | dmas = <&dma1 |
905 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
906 | | AT91_XDMAC_DT_PERID(10))>, | |
907 | <&dma1 | |
908 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
909 | | AT91_XDMAC_DT_PERID(11))>; | |
910 | dma-names = "tx", "rx"; | |
7c661394 NF |
911 | pinctrl-names = "default"; |
912 | pinctrl-0 = <&pinctrl_spi0>; | |
913 | clocks = <&spi0_clk>; | |
914 | clock-names = "spi_clk"; | |
915 | status = "disabled"; | |
916 | }; | |
917 | ||
918 | i2c0: i2c@f8014000 { | |
919 | compatible = "atmel,at91sam9x5-i2c"; | |
920 | reg = <0xf8014000 0x4000>; | |
921 | interrupts = <32 IRQ_TYPE_LEVEL_HIGH 6>; | |
b3c7a497 LD |
922 | dmas = <&dma1 |
923 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
924 | | AT91_XDMAC_DT_PERID(2))>, | |
925 | <&dma1 | |
926 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
927 | | AT91_XDMAC_DT_PERID(3))>; | |
928 | dma-names = "tx", "rx"; | |
7c661394 NF |
929 | pinctrl-names = "default"; |
930 | pinctrl-0 = <&pinctrl_i2c0>; | |
931 | #address-cells = <1>; | |
932 | #size-cells = <0>; | |
933 | clocks = <&twi0_clk>; | |
934 | status = "disabled"; | |
935 | }; | |
936 | ||
4cc7cdf3 PA |
937 | i2c1: i2c@f8018000 { |
938 | compatible = "atmel,at91sam9x5-i2c"; | |
939 | reg = <0xf8018000 0x4000>; | |
940 | interrupts = <33 IRQ_TYPE_LEVEL_HIGH 6>; | |
941 | dmas = <&dma1 | |
942 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1)) | |
943 | AT91_XDMAC_DT_PERID(4)>, | |
944 | <&dma1 | |
945 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1)) | |
946 | AT91_XDMAC_DT_PERID(5)>; | |
947 | dma-names = "tx", "rx"; | |
948 | pinctrl-names = "default"; | |
949 | pinctrl-0 = <&pinctrl_i2c1>; | |
950 | #address-cells = <1>; | |
951 | #size-cells = <0>; | |
952 | clocks = <&twi1_clk>; | |
953 | status = "disabled"; | |
954 | }; | |
955 | ||
7c661394 NF |
956 | tcb0: timer@f801c000 { |
957 | compatible = "atmel,at91sam9x5-tcb"; | |
958 | reg = <0xf801c000 0x100>; | |
959 | interrupts = <40 IRQ_TYPE_LEVEL_HIGH 0>; | |
960 | clocks = <&tcb0_clk>; | |
961 | clock-names = "t0_clk"; | |
962 | }; | |
963 | ||
964 | macb0: ethernet@f8020000 { | |
965 | compatible = "atmel,sama5d4-gem"; | |
966 | reg = <0xf8020000 0x100>; | |
967 | interrupts = <54 IRQ_TYPE_LEVEL_HIGH 3>; | |
968 | pinctrl-names = "default"; | |
969 | pinctrl-0 = <&pinctrl_macb0_rmii>; | |
9917defd JW |
970 | #address-cells = <1>; |
971 | #size-cells = <0>; | |
7c661394 NF |
972 | clocks = <&macb0_clk>, <&macb0_clk>; |
973 | clock-names = "hclk", "pclk"; | |
974 | status = "disabled"; | |
975 | }; | |
976 | ||
977 | i2c2: i2c@f8024000 { | |
978 | compatible = "atmel,at91sam9x5-i2c"; | |
979 | reg = <0xf8024000 0x4000>; | |
84f017a7 | 980 | interrupts = <34 IRQ_TYPE_LEVEL_HIGH 6>; |
b3c7a497 LD |
981 | dmas = <&dma1 |
982 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
983 | | AT91_XDMAC_DT_PERID(6))>, | |
984 | <&dma1 | |
985 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
986 | | AT91_XDMAC_DT_PERID(7))>; | |
987 | dma-names = "tx", "rx"; | |
7c661394 NF |
988 | pinctrl-names = "default"; |
989 | pinctrl-0 = <&pinctrl_i2c2>; | |
990 | #address-cells = <1>; | |
991 | #size-cells = <0>; | |
992 | clocks = <&twi2_clk>; | |
993 | status = "disabled"; | |
994 | }; | |
995 | ||
c3ef0b0c AB |
996 | sfr: sfr@f8028000 { |
997 | compatible = "atmel,sama5d4-sfr", "syscon"; | |
998 | reg = <0xf8028000 0x60>; | |
999 | }; | |
1000 | ||
4896c733 JW |
1001 | usart0: serial@f802c000 { |
1002 | compatible = "atmel,at91sam9260-usart"; | |
1003 | reg = <0xf802c000 0x100>; | |
1004 | interrupts = <6 IRQ_TYPE_LEVEL_HIGH 5>; | |
1005 | dmas = <&dma0 | |
1006 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1007 | | AT91_XDMAC_DT_PERID(36))>, | |
1008 | <&dma0 | |
1009 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1010 | | AT91_XDMAC_DT_PERID(37))>; | |
1011 | dma-names = "tx", "rx"; | |
1012 | pinctrl-names = "default"; | |
1013 | pinctrl-0 = <&pinctrl_usart0 &pinctrl_usart0_rts &pinctrl_usart0_cts>; | |
1014 | clocks = <&usart0_clk>; | |
1015 | clock-names = "usart"; | |
1016 | status = "disabled"; | |
1017 | }; | |
1018 | ||
1019 | usart1: serial@f8030000 { | |
1020 | compatible = "atmel,at91sam9260-usart"; | |
1021 | reg = <0xf8030000 0x100>; | |
1022 | interrupts = <7 IRQ_TYPE_LEVEL_HIGH 5>; | |
1023 | dmas = <&dma0 | |
1024 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1025 | | AT91_XDMAC_DT_PERID(38))>, | |
1026 | <&dma0 | |
1027 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1028 | | AT91_XDMAC_DT_PERID(39))>; | |
1029 | dma-names = "tx", "rx"; | |
1030 | pinctrl-names = "default"; | |
1031 | pinctrl-0 = <&pinctrl_usart1 &pinctrl_usart1_rts &pinctrl_usart1_cts>; | |
1032 | clocks = <&usart1_clk>; | |
1033 | clock-names = "usart"; | |
1034 | status = "disabled"; | |
1035 | }; | |
1036 | ||
7c661394 NF |
1037 | mmc1: mmc@fc000000 { |
1038 | compatible = "atmel,hsmci"; | |
1039 | reg = <0xfc000000 0x600>; | |
1040 | interrupts = <36 IRQ_TYPE_LEVEL_HIGH 0>; | |
b3c7a497 LD |
1041 | dmas = <&dma1 |
1042 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1043 | | AT91_XDMAC_DT_PERID(1))>; | |
1044 | dma-names = "rxtx"; | |
7c661394 NF |
1045 | pinctrl-names = "default"; |
1046 | pinctrl-0 = <&pinctrl_mmc1_clk_cmd_dat0 &pinctrl_mmc1_dat1_3>; | |
1047 | status = "disabled"; | |
1048 | #address-cells = <1>; | |
1049 | #size-cells = <0>; | |
1050 | clocks = <&mci1_clk>; | |
1051 | clock-names = "mci_clk"; | |
1052 | }; | |
1053 | ||
7484f3cf SK |
1054 | uart1: serial@fc004000 { |
1055 | compatible = "atmel,at91sam9260-usart"; | |
1056 | reg = <0xfc004000 0x100>; | |
1057 | interrupts = <28 IRQ_TYPE_LEVEL_HIGH 5>; | |
1058 | dmas = <&dma1 | |
1059 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1060 | | AT91_XDMAC_DT_PERID(24))>, | |
1061 | <&dma1 | |
1062 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1063 | | AT91_XDMAC_DT_PERID(25))>; | |
1064 | dma-names = "tx", "rx"; | |
1065 | pinctrl-names = "default"; | |
1066 | pinctrl-0 = <&pinctrl_uart1>; | |
1067 | clocks = <&uart1_clk>; | |
1068 | clock-names = "usart"; | |
1069 | status = "disabled"; | |
1070 | }; | |
1071 | ||
7c661394 NF |
1072 | usart2: serial@fc008000 { |
1073 | compatible = "atmel,at91sam9260-usart"; | |
1074 | reg = <0xfc008000 0x100>; | |
1075 | interrupts = <29 IRQ_TYPE_LEVEL_HIGH 5>; | |
b3c7a497 LD |
1076 | dmas = <&dma1 |
1077 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1078 | | AT91_XDMAC_DT_PERID(16))>, | |
1079 | <&dma1 | |
1080 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1081 | | AT91_XDMAC_DT_PERID(17))>; | |
1082 | dma-names = "tx", "rx"; | |
7c661394 NF |
1083 | pinctrl-names = "default"; |
1084 | pinctrl-0 = <&pinctrl_usart2 &pinctrl_usart2_rts &pinctrl_usart2_cts>; | |
1085 | clocks = <&usart2_clk>; | |
1086 | clock-names = "usart"; | |
1087 | status = "disabled"; | |
1088 | }; | |
1089 | ||
1090 | usart3: serial@fc00c000 { | |
1091 | compatible = "atmel,at91sam9260-usart"; | |
1092 | reg = <0xfc00c000 0x100>; | |
1093 | interrupts = <30 IRQ_TYPE_LEVEL_HIGH 5>; | |
b3c7a497 LD |
1094 | dmas = <&dma1 |
1095 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1096 | | AT91_XDMAC_DT_PERID(18))>, | |
1097 | <&dma1 | |
1098 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1099 | | AT91_XDMAC_DT_PERID(19))>; | |
1100 | dma-names = "tx", "rx"; | |
7c661394 NF |
1101 | pinctrl-names = "default"; |
1102 | pinctrl-0 = <&pinctrl_usart3>; | |
1103 | clocks = <&usart3_clk>; | |
1104 | clock-names = "usart"; | |
1105 | status = "disabled"; | |
1106 | }; | |
1107 | ||
1108 | usart4: serial@fc010000 { | |
1109 | compatible = "atmel,at91sam9260-usart"; | |
1110 | reg = <0xfc010000 0x100>; | |
1111 | interrupts = <31 IRQ_TYPE_LEVEL_HIGH 5>; | |
b3c7a497 LD |
1112 | dmas = <&dma1 |
1113 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1114 | | AT91_XDMAC_DT_PERID(20))>, | |
1115 | <&dma1 | |
1116 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1117 | | AT91_XDMAC_DT_PERID(21))>; | |
1118 | dma-names = "tx", "rx"; | |
7c661394 NF |
1119 | pinctrl-names = "default"; |
1120 | pinctrl-0 = <&pinctrl_usart4>; | |
1121 | clocks = <&usart4_clk>; | |
1122 | clock-names = "usart"; | |
1123 | status = "disabled"; | |
1124 | }; | |
1125 | ||
0697edd7 BS |
1126 | ssc1: ssc@fc014000 { |
1127 | compatible = "atmel,at91sam9g45-ssc"; | |
1128 | reg = <0xfc014000 0x4000>; | |
1129 | interrupts = <49 IRQ_TYPE_LEVEL_HIGH 0>; | |
1130 | pinctrl-names = "default"; | |
1131 | pinctrl-0 = <&pinctrl_ssc1_tx &pinctrl_ssc1_rx>; | |
1132 | dmas = <&dma1 | |
1133 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1134 | | AT91_XDMAC_DT_PERID(28))>, | |
1135 | <&dma1 | |
1136 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1137 | | AT91_XDMAC_DT_PERID(29))>; | |
1138 | dma-names = "tx", "rx"; | |
1139 | clocks = <&ssc1_clk>; | |
1140 | clock-names = "pclk"; | |
1141 | status = "disabled"; | |
1142 | }; | |
1143 | ||
df2453fe SK |
1144 | spi1: spi@fc018000 { |
1145 | #address-cells = <1>; | |
1146 | #size-cells = <0>; | |
1147 | compatible = "atmel,at91rm9200-spi"; | |
1148 | reg = <0xfc018000 0x100>; | |
1149 | interrupts = <38 IRQ_TYPE_LEVEL_HIGH 3>; | |
1150 | dmas = <&dma1 | |
1151 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1152 | | AT91_XDMAC_DT_PERID(12))>, | |
1153 | <&dma1 | |
1154 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1155 | | AT91_XDMAC_DT_PERID(13))>; | |
1156 | dma-names = "tx", "rx"; | |
1157 | pinctrl-names = "default"; | |
1158 | pinctrl-0 = <&pinctrl_spi1>; | |
1159 | clocks = <&spi1_clk>; | |
1160 | clock-names = "spi_clk"; | |
1161 | status = "disabled"; | |
1162 | }; | |
1163 | ||
1164 | spi2: spi@fc01c000 { | |
1165 | #address-cells = <1>; | |
1166 | #size-cells = <0>; | |
1167 | compatible = "atmel,at91rm9200-spi"; | |
1168 | reg = <0xfc01c000 0x100>; | |
1169 | interrupts = <39 IRQ_TYPE_LEVEL_HIGH 3>; | |
1170 | dmas = <&dma1 | |
1171 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1172 | | AT91_XDMAC_DT_PERID(14))>, | |
1173 | <&dma1 | |
1174 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1175 | | AT91_XDMAC_DT_PERID(15))>; | |
1176 | dma-names = "tx", "rx"; | |
1177 | pinctrl-names = "default"; | |
1178 | pinctrl-0 = <&pinctrl_spi2>; | |
1179 | clocks = <&spi2_clk>; | |
1180 | clock-names = "spi_clk"; | |
1181 | status = "disabled"; | |
1182 | }; | |
1183 | ||
7c661394 NF |
1184 | tcb1: timer@fc020000 { |
1185 | compatible = "atmel,at91sam9x5-tcb"; | |
1186 | reg = <0xfc020000 0x100>; | |
1187 | interrupts = <41 IRQ_TYPE_LEVEL_HIGH 0>; | |
1188 | clocks = <&tcb1_clk>; | |
1189 | clock-names = "t0_clk"; | |
1190 | }; | |
1191 | ||
1192 | adc0: adc@fc034000 { | |
1193 | compatible = "atmel,at91sam9x5-adc"; | |
1194 | reg = <0xfc034000 0x100>; | |
1195 | interrupts = <44 IRQ_TYPE_LEVEL_HIGH 5>; | |
1196 | pinctrl-names = "default"; | |
1197 | pinctrl-0 = < | |
1198 | /* external trigger is conflict with USBA_VBUS */ | |
1199 | &pinctrl_adc0_ad0 | |
1200 | &pinctrl_adc0_ad1 | |
1201 | &pinctrl_adc0_ad2 | |
1202 | &pinctrl_adc0_ad3 | |
1203 | &pinctrl_adc0_ad4 | |
1204 | >; | |
1205 | clocks = <&adc_clk>, | |
1206 | <&adc_op_clk>; | |
1207 | clock-names = "adc_clk", "adc_op_clk"; | |
1208 | atmel,adc-channels-used = <0x01f>; | |
1209 | atmel,adc-startup-time = <40>; | |
1210 | atmel,adc-use-external; | |
1211 | atmel,adc-vref = <3000>; | |
1212 | atmel,adc-res = <8 10>; | |
1213 | atmel,adc-sample-hold-time = <11>; | |
1214 | atmel,adc-res-names = "lowres", "highres"; | |
1215 | atmel,adc-ts-pressure-threshold = <10000>; | |
1216 | status = "disabled"; | |
1217 | ||
1218 | trigger@0 { | |
1219 | trigger-name = "external-rising"; | |
1220 | trigger-value = <0x1>; | |
1221 | trigger-external; | |
1222 | }; | |
1223 | trigger@1 { | |
1224 | trigger-name = "external-falling"; | |
1225 | trigger-value = <0x2>; | |
1226 | trigger-external; | |
1227 | }; | |
1228 | trigger@2 { | |
1229 | trigger-name = "external-any"; | |
1230 | trigger-value = <0x3>; | |
1231 | trigger-external; | |
1232 | }; | |
1233 | trigger@3 { | |
1234 | trigger-name = "continuous"; | |
1235 | trigger-value = <0x6>; | |
1236 | }; | |
1237 | }; | |
1238 | ||
83906783 LZ |
1239 | aes@fc044000 { |
1240 | compatible = "atmel,at91sam9g46-aes"; | |
1241 | reg = <0xfc044000 0x100>; | |
1242 | interrupts = <12 IRQ_TYPE_LEVEL_HIGH 0>; | |
aabbe8f1 | 1243 | dmas = <&dma0 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
1244 | | AT91_XDMAC_DT_PERID(41))>, | |
1245 | <&dma0 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1246 | | AT91_XDMAC_DT_PERID(40))>; | |
83906783 LZ |
1247 | dma-names = "tx", "rx"; |
1248 | clocks = <&aes_clk>; | |
1249 | clock-names = "aes_clk"; | |
1250 | status = "disabled"; | |
1251 | }; | |
1252 | ||
1253 | tdes@fc04c000 { | |
1254 | compatible = "atmel,at91sam9g46-tdes"; | |
1255 | reg = <0xfc04c000 0x100>; | |
1256 | interrupts = <14 IRQ_TYPE_LEVEL_HIGH 0>; | |
aabbe8f1 | 1257 | dmas = <&dma0 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
1258 | | AT91_XDMAC_DT_PERID(42))>, | |
1259 | <&dma0 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | |
1260 | | AT91_XDMAC_DT_PERID(43))>; | |
83906783 LZ |
1261 | dma-names = "tx", "rx"; |
1262 | clocks = <&tdes_clk>; | |
1263 | clock-names = "tdes_clk"; | |
1264 | status = "disabled"; | |
1265 | }; | |
1266 | ||
1267 | sha@fc050000 { | |
1268 | compatible = "atmel,at91sam9g46-sha"; | |
1269 | reg = <0xfc050000 0x100>; | |
1270 | interrupts = <15 IRQ_TYPE_LEVEL_HIGH 0>; | |
aabbe8f1 | 1271 | dmas = <&dma0 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
1272 | | AT91_XDMAC_DT_PERID(44))>; | |
83906783 LZ |
1273 | dma-names = "tx"; |
1274 | clocks = <&sha_clk>; | |
1275 | clock-names = "sha_clk"; | |
1276 | status = "disabled"; | |
1277 | }; | |
1278 | ||
7c661394 NF |
1279 | rstc@fc068600 { |
1280 | compatible = "atmel,at91sam9g45-rstc"; | |
1281 | reg = <0xfc068600 0x10>; | |
1282 | }; | |
1283 | ||
1284 | shdwc@fc068610 { | |
1285 | compatible = "atmel,at91sam9x5-shdwc"; | |
1286 | reg = <0xfc068610 0x10>; | |
1287 | }; | |
1288 | ||
1289 | pit: timer@fc068630 { | |
1290 | compatible = "atmel,at91sam9260-pit"; | |
0068b2e1 | 1291 | reg = <0xfc068630 0x10>; |
7c661394 NF |
1292 | interrupts = <3 IRQ_TYPE_LEVEL_HIGH 5>; |
1293 | clocks = <&h32ck>; | |
1294 | }; | |
1295 | ||
1296 | watchdog@fc068640 { | |
1297 | compatible = "atmel,at91sam9260-wdt"; | |
1298 | reg = <0xfc068640 0x10>; | |
1299 | status = "disabled"; | |
1300 | }; | |
1301 | ||
1302 | sckc@fc068650 { | |
1303 | compatible = "atmel,at91sam9x5-sckc"; | |
1304 | reg = <0xfc068650 0x4>; | |
1305 | ||
1306 | slow_rc_osc: slow_rc_osc { | |
1307 | compatible = "atmel,at91sam9x5-clk-slow-rc-osc"; | |
1308 | #clock-cells = <0>; | |
1309 | clock-frequency = <32768>; | |
1310 | clock-accuracy = <250000000>; | |
1311 | atmel,startup-time-usec = <75>; | |
1312 | }; | |
1313 | ||
1314 | slow_osc: slow_osc { | |
1315 | compatible = "atmel,at91sam9x5-clk-slow-osc"; | |
1316 | #clock-cells = <0>; | |
1317 | clocks = <&slow_xtal>; | |
1318 | atmel,startup-time-usec = <1200000>; | |
1319 | }; | |
1320 | ||
1321 | clk32k: slowck { | |
1322 | compatible = "atmel,at91sam9x5-clk-slow"; | |
1323 | #clock-cells = <0>; | |
1324 | clocks = <&slow_rc_osc &slow_osc>; | |
1325 | }; | |
1326 | }; | |
1327 | ||
1328 | rtc@fc0686b0 { | |
1329 | compatible = "atmel,at91rm9200-rtc"; | |
1330 | reg = <0xfc0686b0 0x30>; | |
1331 | interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>; | |
1332 | }; | |
1333 | ||
1334 | dbgu: serial@fc069000 { | |
8c07f664 | 1335 | compatible = "atmel,at91sam9260-dbgu", "atmel,at91sam9260-usart"; |
7c661394 NF |
1336 | reg = <0xfc069000 0x200>; |
1337 | interrupts = <2 IRQ_TYPE_LEVEL_HIGH 7>; | |
1338 | pinctrl-names = "default"; | |
1339 | pinctrl-0 = <&pinctrl_dbgu>; | |
1340 | clocks = <&dbgu_clk>; | |
1341 | clock-names = "usart"; | |
1342 | status = "disabled"; | |
1343 | }; | |
1344 | ||
1345 | ||
1346 | pinctrl@fc06a000 { | |
1347 | #address-cells = <1>; | |
1348 | #size-cells = <1>; | |
1349 | compatible = "atmel,at91sam9x5-pinctrl", "atmel,at91rm9200-pinctrl", "simple-bus"; | |
1606f9de LD |
1350 | ranges = <0xfc068000 0xfc068000 0x100 |
1351 | 0xfc06a000 0xfc06a000 0x4000>; | |
7c661394 NF |
1352 | /* WARNING: revisit as pin spec has changed */ |
1353 | atmel,mux-mask = < | |
1354 | /* A B C */ | |
1355 | 0xffffffff 0x3ffcfe7c 0x1c010101 /* pioA */ | |
1356 | 0x7fffffff 0xfffccc3a 0x3f00cc3a /* pioB */ | |
1357 | 0xffffffff 0x3ff83fff 0xff00ffff /* pioC */ | |
1358 | 0x00000000 0x00000000 0x00000000 /* pioD */ | |
1359 | 0xffffffff 0x7fffffff 0x76fff1bf /* pioE */ | |
1360 | >; | |
1361 | ||
1362 | pioA: gpio@fc06a000 { | |
1363 | compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio"; | |
1364 | reg = <0xfc06a000 0x100>; | |
1365 | interrupts = <23 IRQ_TYPE_LEVEL_HIGH 1>; | |
1366 | #gpio-cells = <2>; | |
1367 | gpio-controller; | |
1368 | interrupt-controller; | |
1369 | #interrupt-cells = <2>; | |
1370 | clocks = <&pioA_clk>; | |
1371 | }; | |
1372 | ||
1373 | pioB: gpio@fc06b000 { | |
1374 | compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio"; | |
1375 | reg = <0xfc06b000 0x100>; | |
1376 | interrupts = <24 IRQ_TYPE_LEVEL_HIGH 1>; | |
1377 | #gpio-cells = <2>; | |
1378 | gpio-controller; | |
1379 | interrupt-controller; | |
1380 | #interrupt-cells = <2>; | |
1381 | clocks = <&pioB_clk>; | |
1382 | }; | |
1383 | ||
1384 | pioC: gpio@fc06c000 { | |
1385 | compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio"; | |
1386 | reg = <0xfc06c000 0x100>; | |
1387 | interrupts = <25 IRQ_TYPE_LEVEL_HIGH 1>; | |
1388 | #gpio-cells = <2>; | |
1389 | gpio-controller; | |
1390 | interrupt-controller; | |
1391 | #interrupt-cells = <2>; | |
1392 | clocks = <&pioC_clk>; | |
1393 | }; | |
1394 | ||
1de77b7f LD |
1395 | pioD: gpio@fc068000 { |
1396 | compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio"; | |
1397 | reg = <0xfc068000 0x100>; | |
1398 | interrupts = <5 IRQ_TYPE_LEVEL_HIGH 1>; | |
1399 | #gpio-cells = <2>; | |
1400 | gpio-controller; | |
1401 | interrupt-controller; | |
1402 | #interrupt-cells = <2>; | |
1403 | clocks = <&pioD_clk>; | |
1404 | status = "disabled"; | |
1405 | }; | |
1406 | ||
7c661394 NF |
1407 | pioE: gpio@fc06d000 { |
1408 | compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio"; | |
1409 | reg = <0xfc06d000 0x100>; | |
1410 | interrupts = <26 IRQ_TYPE_LEVEL_HIGH 1>; | |
1411 | #gpio-cells = <2>; | |
1412 | gpio-controller; | |
1413 | interrupt-controller; | |
1414 | #interrupt-cells = <2>; | |
1415 | clocks = <&pioE_clk>; | |
1416 | }; | |
1417 | ||
1418 | /* pinctrl pin settings */ | |
1419 | adc0 { | |
1420 | pinctrl_adc0_adtrg: adc0_adtrg { | |
1421 | atmel,pins = | |
1422 | <AT91_PIOE 31 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* conflicts with USBA_VBUS */ | |
1423 | }; | |
1424 | pinctrl_adc0_ad0: adc0_ad0 { | |
1425 | atmel,pins = | |
1426 | <AT91_PIOC 27 AT91_PERIPH_A AT91_PINCTRL_NONE>; | |
1427 | }; | |
1428 | pinctrl_adc0_ad1: adc0_ad1 { | |
1429 | atmel,pins = | |
1430 | <AT91_PIOC 28 AT91_PERIPH_A AT91_PINCTRL_NONE>; | |
1431 | }; | |
1432 | pinctrl_adc0_ad2: adc0_ad2 { | |
1433 | atmel,pins = | |
1434 | <AT91_PIOC 29 AT91_PERIPH_A AT91_PINCTRL_NONE>; | |
1435 | }; | |
1436 | pinctrl_adc0_ad3: adc0_ad3 { | |
1437 | atmel,pins = | |
1438 | <AT91_PIOC 30 AT91_PERIPH_A AT91_PINCTRL_NONE>; | |
1439 | }; | |
1440 | pinctrl_adc0_ad4: adc0_ad4 { | |
1441 | atmel,pins = | |
1442 | <AT91_PIOC 31 AT91_PERIPH_A AT91_PINCTRL_NONE>; | |
1443 | }; | |
1444 | }; | |
1445 | ||
1446 | dbgu { | |
1447 | pinctrl_dbgu: dbgu-0 { | |
1448 | atmel,pins = | |
1449 | <AT91_PIOB 24 AT91_PERIPH_A AT91_PINCTRL_NONE>, /* conflicts with D14 and TDI */ | |
1450 | <AT91_PIOB 25 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* conflicts with D15 and TDO */ | |
1451 | }; | |
1452 | }; | |
1453 | ||
1454 | i2c0 { | |
1455 | pinctrl_i2c0: i2c0-0 { | |
1456 | atmel,pins = | |
1457 | <AT91_PIOA 30 AT91_PERIPH_A AT91_PINCTRL_NONE | |
1458 | AT91_PIOA 31 AT91_PERIPH_A AT91_PINCTRL_NONE>; | |
1459 | }; | |
1460 | }; | |
1461 | ||
4cc7cdf3 PA |
1462 | i2c1 { |
1463 | pinctrl_i2c1: i2c1-0 { | |
1464 | atmel,pins = | |
1465 | <AT91_PIOE 29 AT91_PERIPH_C AT91_PINCTRL_NONE /* TWD1, conflicts with UART0 RX and DIBP */ | |
1466 | AT91_PIOE 30 AT91_PERIPH_C AT91_PINCTRL_NONE>; /* TWCK1, conflicts with UART0 TX and DIBN */ | |
1467 | }; | |
1468 | }; | |
1469 | ||
7c661394 NF |
1470 | i2c2 { |
1471 | pinctrl_i2c2: i2c2-0 { | |
1472 | atmel,pins = | |
1473 | <AT91_PIOB 29 AT91_PERIPH_A AT91_PINCTRL_NONE /* TWD2, conflicts with RD0 and PWML1 */ | |
1474 | AT91_PIOB 30 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* TWCK2, conflicts with RF0 */ | |
1475 | }; | |
1476 | }; | |
1477 | ||
35762a62 JW |
1478 | isi { |
1479 | pinctrl_isi_data_0_7: isi-0-data-0-7 { | |
1480 | atmel,pins = | |
1481 | <AT91_PIOC 19 AT91_PERIPH_A AT91_PINCTRL_NONE /* ISI_D0 */ | |
1482 | AT91_PIOC 20 AT91_PERIPH_A AT91_PINCTRL_NONE /* ISI_D1 */ | |
1483 | AT91_PIOC 21 AT91_PERIPH_A AT91_PINCTRL_NONE /* ISI_D2 */ | |
1484 | AT91_PIOC 22 AT91_PERIPH_A AT91_PINCTRL_NONE /* ISI_D3 */ | |
1485 | AT91_PIOC 23 AT91_PERIPH_A AT91_PINCTRL_NONE /* ISI_D4 */ | |
1486 | AT91_PIOC 24 AT91_PERIPH_A AT91_PINCTRL_NONE /* ISI_D5 */ | |
1487 | AT91_PIOC 25 AT91_PERIPH_A AT91_PINCTRL_NONE /* ISI_D6 */ | |
1488 | AT91_PIOC 26 AT91_PERIPH_A AT91_PINCTRL_NONE /* ISI_D7 */ | |
1489 | AT91_PIOB 1 AT91_PERIPH_C AT91_PINCTRL_NONE /* ISI_PCK, conflict with G0_RXCK */ | |
1490 | AT91_PIOB 3 AT91_PERIPH_C AT91_PINCTRL_NONE /* ISI_VSYNC */ | |
1491 | AT91_PIOB 4 AT91_PERIPH_C AT91_PINCTRL_NONE>; /* ISI_HSYNC */ | |
1492 | }; | |
1493 | pinctrl_isi_data_8_9: isi-0-data-8-9 { | |
1494 | atmel,pins = | |
1495 | <AT91_PIOC 0 AT91_PERIPH_C AT91_PINCTRL_NONE /* ISI_D8, conflicts with SPI0_MISO, PWMH2 */ | |
1496 | AT91_PIOC 1 AT91_PERIPH_C AT91_PINCTRL_NONE>; /* ISI_D9, conflicts with SPI0_MOSI, PWML2 */ | |
1497 | }; | |
1498 | pinctrl_isi_data_10_11: isi-0-data-10-11 { | |
1499 | atmel,pins = | |
1500 | <AT91_PIOC 2 AT91_PERIPH_C AT91_PINCTRL_NONE /* ISI_D10, conflicts with SPI0_SPCK, PWMH3 */ | |
1501 | AT91_PIOC 3 AT91_PERIPH_C AT91_PINCTRL_NONE>; /* ISI_D11, conflicts with SPI0_NPCS0, PWML3 */ | |
1502 | }; | |
1503 | }; | |
1504 | ||
c5900a9e BB |
1505 | lcd { |
1506 | pinctrl_lcd_base: lcd-base-0 { | |
1507 | atmel,pins = | |
1508 | <AT91_PIOA 26 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDVSYNC */ | |
1509 | AT91_PIOA 27 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDHSYNC */ | |
1510 | AT91_PIOA 29 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDDEN */ | |
1511 | AT91_PIOA 28 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* LCDPCK */ | |
1512 | }; | |
1513 | pinctrl_lcd_pwm: lcd-pwm-0 { | |
1514 | atmel,pins = <AT91_PIOA 24 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* LCDPWM */ | |
1515 | }; | |
1516 | pinctrl_lcd_rgb444: lcd-rgb-0 { | |
1517 | atmel,pins = | |
1518 | <AT91_PIOA 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD0 pin */ | |
1519 | AT91_PIOA 1 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD1 pin */ | |
1520 | AT91_PIOA 2 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD2 pin */ | |
1521 | AT91_PIOA 3 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD3 pin */ | |
1522 | AT91_PIOA 4 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD4 pin */ | |
1523 | AT91_PIOA 5 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD5 pin */ | |
1524 | AT91_PIOA 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD6 pin */ | |
1525 | AT91_PIOA 7 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD7 pin */ | |
1526 | AT91_PIOA 8 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD8 pin */ | |
1527 | AT91_PIOA 9 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD9 pin */ | |
1528 | AT91_PIOA 10 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD10 pin */ | |
1529 | AT91_PIOA 11 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* LCDD11 pin */ | |
1530 | }; | |
1531 | pinctrl_lcd_rgb565: lcd-rgb-1 { | |
1532 | atmel,pins = | |
1533 | <AT91_PIOA 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD0 pin */ | |
1534 | AT91_PIOA 1 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD1 pin */ | |
1535 | AT91_PIOA 2 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD2 pin */ | |
1536 | AT91_PIOA 3 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD3 pin */ | |
1537 | AT91_PIOA 4 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD4 pin */ | |
1538 | AT91_PIOA 5 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD5 pin */ | |
1539 | AT91_PIOA 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD6 pin */ | |
1540 | AT91_PIOA 7 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD7 pin */ | |
1541 | AT91_PIOA 8 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD8 pin */ | |
1542 | AT91_PIOA 9 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD9 pin */ | |
1543 | AT91_PIOA 10 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD10 pin */ | |
1544 | AT91_PIOA 11 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD11 pin */ | |
1545 | AT91_PIOA 12 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD12 pin */ | |
1546 | AT91_PIOA 13 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD13 pin */ | |
1547 | AT91_PIOA 14 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD14 pin */ | |
1548 | AT91_PIOA 15 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* LCDD15 pin */ | |
1549 | }; | |
1550 | pinctrl_lcd_rgb666: lcd-rgb-2 { | |
1551 | atmel,pins = | |
e9b93cf5 | 1552 | <AT91_PIOA 2 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD2 pin */ |
c5900a9e BB |
1553 | AT91_PIOA 3 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD3 pin */ |
1554 | AT91_PIOA 4 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD4 pin */ | |
1555 | AT91_PIOA 5 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD5 pin */ | |
1556 | AT91_PIOA 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD6 pin */ | |
1557 | AT91_PIOA 7 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD7 pin */ | |
c5900a9e BB |
1558 | AT91_PIOA 10 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD10 pin */ |
1559 | AT91_PIOA 11 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD11 pin */ | |
1560 | AT91_PIOA 12 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD12 pin */ | |
1561 | AT91_PIOA 13 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD13 pin */ | |
1562 | AT91_PIOA 14 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD14 pin */ | |
1563 | AT91_PIOA 15 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD15 pin */ | |
e9b93cf5 NF |
1564 | AT91_PIOA 18 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD18 pin */ |
1565 | AT91_PIOA 19 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD19 pin */ | |
1566 | AT91_PIOA 20 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD20 pin */ | |
1567 | AT91_PIOA 21 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD21 pin */ | |
1568 | AT91_PIOA 22 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD22 pin */ | |
1569 | AT91_PIOA 23 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* LCDD23 pin */ | |
c5900a9e | 1570 | }; |
3c42ae36 NF |
1571 | pinctrl_lcd_rgb777: lcd-rgb-3 { |
1572 | atmel,pins = | |
1573 | /* LCDDAT0 conflicts with TMS */ | |
1574 | <AT91_PIOA 1 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD1 pin */ | |
1575 | AT91_PIOA 2 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD2 pin */ | |
1576 | AT91_PIOA 3 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD3 pin */ | |
1577 | AT91_PIOA 4 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD4 pin */ | |
1578 | AT91_PIOA 5 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD5 pin */ | |
1579 | AT91_PIOA 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD6 pin */ | |
1580 | AT91_PIOA 7 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD7 pin */ | |
1581 | /* LCDDAT8 conflicts with TCK */ | |
1582 | AT91_PIOA 9 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD9 pin */ | |
1583 | AT91_PIOA 10 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD10 pin */ | |
1584 | AT91_PIOA 11 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD11 pin */ | |
1585 | AT91_PIOA 12 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD12 pin */ | |
1586 | AT91_PIOA 13 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD13 pin */ | |
1587 | AT91_PIOA 14 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD14 pin */ | |
1588 | AT91_PIOA 15 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD15 pin */ | |
1589 | /* LCDDAT16 conflicts with NTRST */ | |
1590 | AT91_PIOA 17 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD17 pin */ | |
1591 | AT91_PIOA 18 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD18 pin */ | |
1592 | AT91_PIOA 19 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD19 pin */ | |
1593 | AT91_PIOA 20 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD20 pin */ | |
1594 | AT91_PIOA 21 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD21 pin */ | |
1595 | AT91_PIOA 22 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD22 pin */ | |
1596 | AT91_PIOA 23 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* LCDD23 pin */ | |
1597 | }; | |
1598 | pinctrl_lcd_rgb888: lcd-rgb-4 { | |
c5900a9e BB |
1599 | atmel,pins = |
1600 | <AT91_PIOA 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD0 pin */ | |
1601 | AT91_PIOA 1 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD1 pin */ | |
1602 | AT91_PIOA 2 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD2 pin */ | |
1603 | AT91_PIOA 3 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD3 pin */ | |
1604 | AT91_PIOA 4 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD4 pin */ | |
1605 | AT91_PIOA 5 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD5 pin */ | |
1606 | AT91_PIOA 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD6 pin */ | |
1607 | AT91_PIOA 7 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD7 pin */ | |
1608 | AT91_PIOA 8 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD8 pin */ | |
1609 | AT91_PIOA 9 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD9 pin */ | |
1610 | AT91_PIOA 10 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD10 pin */ | |
1611 | AT91_PIOA 11 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD11 pin */ | |
1612 | AT91_PIOA 12 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD12 pin */ | |
1613 | AT91_PIOA 13 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD13 pin */ | |
1614 | AT91_PIOA 14 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD14 pin */ | |
1615 | AT91_PIOA 15 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD15 pin */ | |
1616 | AT91_PIOA 16 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD16 pin */ | |
1617 | AT91_PIOA 17 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD17 pin */ | |
1618 | AT91_PIOA 18 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD18 pin */ | |
1619 | AT91_PIOA 19 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD19 pin */ | |
1620 | AT91_PIOA 20 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD20 pin */ | |
1621 | AT91_PIOA 21 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD21 pin */ | |
1622 | AT91_PIOA 22 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD22 pin */ | |
1623 | AT91_PIOA 23 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* LCDD23 pin */ | |
1624 | }; | |
1625 | }; | |
1626 | ||
7c661394 NF |
1627 | macb0 { |
1628 | pinctrl_macb0_rmii: macb0_rmii-0 { | |
1629 | atmel,pins = | |
1630 | <AT91_PIOB 12 AT91_PERIPH_A AT91_PINCTRL_NONE /* G0_TX0 */ | |
1631 | AT91_PIOB 13 AT91_PERIPH_A AT91_PINCTRL_NONE /* G0_TX1 */ | |
1632 | AT91_PIOB 8 AT91_PERIPH_A AT91_PINCTRL_NONE /* G0_RX0 */ | |
1633 | AT91_PIOB 9 AT91_PERIPH_A AT91_PINCTRL_NONE /* G0_RX1 */ | |
1634 | AT91_PIOB 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* G0_RXDV */ | |
1635 | AT91_PIOB 7 AT91_PERIPH_A AT91_PINCTRL_NONE /* G0_RXER */ | |
1636 | AT91_PIOB 2 AT91_PERIPH_A AT91_PINCTRL_NONE /* G0_TXEN */ | |
1637 | AT91_PIOB 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* G0_TXCK */ | |
1638 | AT91_PIOB 16 AT91_PERIPH_A AT91_PINCTRL_NONE /* G0_MDC */ | |
1639 | AT91_PIOB 17 AT91_PERIPH_A AT91_PINCTRL_NONE /* G0_MDIO */ | |
1640 | >; | |
1641 | }; | |
1642 | }; | |
1643 | ||
1644 | mmc0 { | |
1645 | pinctrl_mmc0_clk_cmd_dat0: mmc0_clk_cmd_dat0 { | |
1646 | atmel,pins = | |
1647 | <AT91_PIOC 4 AT91_PERIPH_B AT91_PINCTRL_NONE /* MCI0_CK, conflict with PCK1(ISI_MCK) */ | |
1648 | AT91_PIOC 5 AT91_PERIPH_B AT91_PINCTRL_PULL_UP /* MCI0_CDB, conflict with NAND_D0 */ | |
1649 | AT91_PIOC 6 AT91_PERIPH_B AT91_PINCTRL_PULL_UP /* MCI0_DB0, conflict with NAND_D1 */ | |
1650 | >; | |
1651 | }; | |
1652 | pinctrl_mmc0_dat1_3: mmc0_dat1_3 { | |
1653 | atmel,pins = | |
1654 | <AT91_PIOC 7 AT91_PERIPH_B AT91_PINCTRL_PULL_UP /* MCI0_DB1, conflict with NAND_D2 */ | |
1655 | AT91_PIOC 8 AT91_PERIPH_B AT91_PINCTRL_PULL_UP /* MCI0_DB2, conflict with NAND_D3 */ | |
1656 | AT91_PIOC 9 AT91_PERIPH_B AT91_PINCTRL_PULL_UP /* MCI0_DB3, conflict with NAND_D4 */ | |
1657 | >; | |
1658 | }; | |
1659 | }; | |
1660 | ||
1661 | mmc1 { | |
1662 | pinctrl_mmc1_clk_cmd_dat0: mmc1_clk_cmd_dat0 { | |
1663 | atmel,pins = | |
1664 | <AT91_PIOE 18 AT91_PERIPH_C AT91_PINCTRL_NONE /* MCI1_CK */ | |
1665 | AT91_PIOE 19 AT91_PERIPH_C AT91_PINCTRL_PULL_UP /* MCI1_CDA */ | |
1666 | AT91_PIOE 20 AT91_PERIPH_C AT91_PINCTRL_PULL_UP /* MCI1_DA0 */ | |
1667 | >; | |
1668 | }; | |
1669 | pinctrl_mmc1_dat1_3: mmc1_dat1_3 { | |
1670 | atmel,pins = | |
1671 | <AT91_PIOE 21 AT91_PERIPH_C AT91_PINCTRL_PULL_UP /* MCI1_DA1 */ | |
1672 | AT91_PIOE 22 AT91_PERIPH_C AT91_PINCTRL_PULL_UP /* MCI1_DA2 */ | |
1673 | AT91_PIOE 23 AT91_PERIPH_C AT91_PINCTRL_PULL_UP /* MCI1_DA3 */ | |
1674 | >; | |
1675 | }; | |
1676 | }; | |
1677 | ||
1678 | nand0 { | |
1679 | pinctrl_nand: nand-0 { | |
1680 | atmel,pins = | |
1681 | <AT91_PIOC 13 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC13 periph A Read Enable */ | |
1682 | AT91_PIOC 14 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC14 periph A Write Enable */ | |
1683 | ||
1684 | AT91_PIOC 17 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PC17 ALE */ | |
1685 | AT91_PIOC 18 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PC18 CLE */ | |
1686 | ||
1687 | AT91_PIOC 15 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PC15 NCS3/Chip Enable */ | |
1688 | AT91_PIOC 16 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PC16 NANDRDY */ | |
1689 | AT91_PIOC 5 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC5 Data bit 0 */ | |
1690 | AT91_PIOC 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC6 Data bit 1 */ | |
1691 | AT91_PIOC 7 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC7 Data bit 2 */ | |
1692 | AT91_PIOC 8 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC8 Data bit 3 */ | |
1693 | AT91_PIOC 9 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC9 Data bit 4 */ | |
1694 | AT91_PIOC 10 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC10 Data bit 5 */ | |
1695 | AT91_PIOC 11 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC11 periph A Data bit 6 */ | |
1696 | AT91_PIOC 12 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PC12 periph A Data bit 7 */ | |
1697 | }; | |
1698 | }; | |
1699 | ||
1700 | spi0 { | |
1701 | pinctrl_spi0: spi0-0 { | |
1702 | atmel,pins = | |
1703 | <AT91_PIOC 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* SPI0_MISO */ | |
1704 | AT91_PIOC 1 AT91_PERIPH_A AT91_PINCTRL_NONE /* SPI0_MOSI */ | |
1705 | AT91_PIOC 2 AT91_PERIPH_A AT91_PINCTRL_NONE /* SPI0_SPCK */ | |
1706 | >; | |
1707 | }; | |
1708 | }; | |
1709 | ||
0697edd7 BS |
1710 | ssc0 { |
1711 | pinctrl_ssc0_tx: ssc0_tx { | |
1712 | atmel,pins = | |
1713 | <AT91_PIOB 27 AT91_PERIPH_B AT91_PINCTRL_NONE /* TK0 */ | |
1714 | AT91_PIOB 31 AT91_PERIPH_B AT91_PINCTRL_NONE /* TF0 */ | |
1715 | AT91_PIOB 28 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* TD0 */ | |
1716 | }; | |
1717 | ||
1718 | pinctrl_ssc0_rx: ssc0_rx { | |
1719 | atmel,pins = | |
1720 | <AT91_PIOB 26 AT91_PERIPH_B AT91_PINCTRL_NONE /* RK0 */ | |
1721 | AT91_PIOB 30 AT91_PERIPH_B AT91_PINCTRL_NONE /* RF0 */ | |
1722 | AT91_PIOB 29 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* RD0 */ | |
1723 | }; | |
1724 | }; | |
1725 | ||
1726 | ssc1 { | |
1727 | pinctrl_ssc1_tx: ssc1_tx { | |
1728 | atmel,pins = | |
1729 | <AT91_PIOC 19 AT91_PERIPH_B AT91_PINCTRL_NONE /* TK1 */ | |
1730 | AT91_PIOC 20 AT91_PERIPH_B AT91_PINCTRL_NONE /* TF1 */ | |
1731 | AT91_PIOC 21 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* TD1 */ | |
1732 | }; | |
1733 | ||
1734 | pinctrl_ssc1_rx: ssc1_rx { | |
1735 | atmel,pins = | |
1736 | <AT91_PIOC 24 AT91_PERIPH_B AT91_PINCTRL_NONE /* RK1 */ | |
1737 | AT91_PIOC 22 AT91_PERIPH_B AT91_PINCTRL_NONE /* RF1 */ | |
1738 | AT91_PIOC 23 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* RD1 */ | |
1739 | }; | |
1740 | }; | |
1741 | ||
df2453fe SK |
1742 | spi1 { |
1743 | pinctrl_spi1: spi1-0 { | |
1744 | atmel,pins = | |
1745 | <AT91_PIOB 18 AT91_PERIPH_A AT91_PINCTRL_NONE /* SPI1_MISO */ | |
1746 | AT91_PIOB 19 AT91_PERIPH_A AT91_PINCTRL_NONE /* SPI1_MOSI */ | |
1747 | AT91_PIOB 20 AT91_PERIPH_A AT91_PINCTRL_NONE /* SPI1_SPCK */ | |
1748 | >; | |
1749 | }; | |
1750 | }; | |
1751 | ||
1752 | spi2 { | |
1753 | pinctrl_spi2: spi2-0 { | |
1754 | atmel,pins = | |
1755 | <AT91_PIOD 11 AT91_PERIPH_B AT91_PINCTRL_NONE /* SPI2_MISO conflicts with RTS0 */ | |
1756 | AT91_PIOD 13 AT91_PERIPH_B AT91_PINCTRL_NONE /* SPI2_MOSI conflicts with TXD0 */ | |
1757 | AT91_PIOD 15 AT91_PERIPH_B AT91_PINCTRL_NONE /* SPI2_SPCK conflicts with RTS1 */ | |
1758 | >; | |
1759 | }; | |
1760 | }; | |
1761 | ||
7484f3cf SK |
1762 | uart0 { |
1763 | pinctrl_uart0: uart0-0 { | |
1764 | atmel,pins = | |
1765 | <AT91_PIOE 29 AT91_PERIPH_B AT91_PINCTRL_NONE /* RXD */ | |
1766 | AT91_PIOE 30 AT91_PERIPH_B AT91_PINCTRL_PULL_UP /* TXD */ | |
1767 | >; | |
1768 | }; | |
1769 | }; | |
1770 | ||
1771 | uart1 { | |
1772 | pinctrl_uart1: uart1-0 { | |
1773 | atmel,pins = | |
1774 | <AT91_PIOC 25 AT91_PERIPH_C AT91_PINCTRL_NONE /* RXD */ | |
1775 | AT91_PIOC 26 AT91_PERIPH_C AT91_PINCTRL_PULL_UP /* TXD */ | |
1776 | >; | |
1777 | }; | |
1778 | }; | |
1779 | ||
4896c733 JW |
1780 | usart0 { |
1781 | pinctrl_usart0: usart0-0 { | |
1782 | atmel,pins = | |
1783 | <AT91_PIOD 12 AT91_PERIPH_A AT91_PINCTRL_NONE /* RXD */ | |
1784 | AT91_PIOD 13 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* TXD */ | |
1785 | >; | |
1786 | }; | |
1787 | pinctrl_usart0_rts: usart0_rts-0 { | |
1788 | atmel,pins = <AT91_PIOD 11 AT91_PERIPH_A AT91_PINCTRL_NONE>; | |
1789 | }; | |
1790 | pinctrl_usart0_cts: usart0_cts-0 { | |
1791 | atmel,pins = <AT91_PIOD 10 AT91_PERIPH_A AT91_PINCTRL_NONE>; | |
1792 | }; | |
1793 | }; | |
1794 | ||
1795 | usart1 { | |
1796 | pinctrl_usart1: usart1-0 { | |
1797 | atmel,pins = | |
1798 | <AT91_PIOD 16 AT91_PERIPH_A AT91_PINCTRL_NONE /* RXD */ | |
1799 | AT91_PIOD 17 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* TXD */ | |
1800 | >; | |
1801 | }; | |
1802 | pinctrl_usart1_rts: usart1_rts-0 { | |
1803 | atmel,pins = <AT91_PIOD 15 AT91_PERIPH_A AT91_PINCTRL_NONE>; | |
1804 | }; | |
1805 | pinctrl_usart1_cts: usart1_cts-0 { | |
1806 | atmel,pins = <AT91_PIOD 14 AT91_PERIPH_A AT91_PINCTRL_NONE>; | |
1807 | }; | |
1808 | }; | |
1809 | ||
7c661394 NF |
1810 | usart2 { |
1811 | pinctrl_usart2: usart2-0 { | |
1812 | atmel,pins = | |
1813 | <AT91_PIOB 4 AT91_PERIPH_B AT91_PINCTRL_NONE /* RXD - conflicts with G0_CRS, ISI_HSYNC */ | |
1814 | AT91_PIOB 5 AT91_PERIPH_B AT91_PINCTRL_PULL_UP /* TXD - conflicts with G0_COL, PCK2 */ | |
1815 | >; | |
1816 | }; | |
1817 | pinctrl_usart2_rts: usart2_rts-0 { | |
1818 | atmel,pins = <AT91_PIOB 11 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* conflicts with G0_RX3, PWMH1 */ | |
1819 | }; | |
1820 | pinctrl_usart2_cts: usart2_cts-0 { | |
1821 | atmel,pins = <AT91_PIOB 3 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* conflicts with G0_TXER, ISI_VSYNC */ | |
1822 | }; | |
1823 | }; | |
1824 | ||
1825 | usart3 { | |
1826 | pinctrl_usart3: usart3-0 { | |
1827 | atmel,pins = | |
1828 | <AT91_PIOE 16 AT91_PERIPH_B AT91_PINCTRL_NONE /* RXD */ | |
1829 | AT91_PIOE 17 AT91_PERIPH_B AT91_PINCTRL_PULL_UP /* TXD */ | |
1830 | >; | |
1831 | }; | |
1832 | }; | |
1833 | ||
1834 | usart4 { | |
1835 | pinctrl_usart4: usart4-0 { | |
1836 | atmel,pins = | |
1837 | <AT91_PIOE 26 AT91_PERIPH_B AT91_PINCTRL_NONE /* RXD */ | |
1838 | AT91_PIOE 27 AT91_PERIPH_B AT91_PINCTRL_PULL_UP /* TXD */ | |
1839 | >; | |
1840 | }; | |
1841 | pinctrl_usart4_rts: usart4_rts-0 { | |
1842 | atmel,pins = <AT91_PIOE 28 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* conflicts with NWAIT, A19 */ | |
1843 | }; | |
1844 | pinctrl_usart4_cts: usart4_cts-0 { | |
1845 | atmel,pins = <AT91_PIOE 0 AT91_PERIPH_C AT91_PINCTRL_NONE>; /* conflicts with A0/NBS0, MCI0_CDB */ | |
1846 | }; | |
1847 | }; | |
1848 | }; | |
1849 | ||
1850 | aic: interrupt-controller@fc06e000 { | |
1851 | #interrupt-cells = <3>; | |
1852 | compatible = "atmel,sama5d4-aic"; | |
1853 | interrupt-controller; | |
1854 | reg = <0xfc06e000 0x200>; | |
1855 | atmel,external-irqs = <56>; | |
1856 | }; | |
1857 | }; | |
1858 | }; | |
1859 | }; |