ARM: davinci: nand: specify ecc strength
[deliverable/linux.git] / arch / arm / boot / dts / tegra20-whistler.dts
CommitLineData
c80efbae
SW
1/dts-v1/;
2
1bd0bd49 3#include "tegra20.dtsi"
c80efbae
SW
4
5/ {
8fef5dff 6 model = "NVIDIA Tegra20 Whistler evaluation board";
c80efbae
SW
7 compatible = "nvidia,whistler", "nvidia,tegra20";
8
9 memory {
10 reg = <0x00000000 0x20000000>;
11 };
12
2658ef15
SW
13 host1x {
14 hdmi {
15 status = "okay";
16
17 vdd-supply = <&hdmi_vdd_reg>;
18 pll-supply = <&hdmi_pll_reg>;
19
20 nvidia,ddc-i2c-bus = <&hdmi_ddc>;
3325f1bc
SW
21 nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7)
22 GPIO_ACTIVE_HIGH>;
2658ef15
SW
23 };
24 };
25
c80efbae
SW
26 pinmux {
27 pinctrl-names = "default";
28 pinctrl-0 = <&state_default>;
29
30 state_default: pinmux {
31 ata {
32 nvidia,pins = "ata", "atb", "ate", "gma", "gmb",
33 "gmc", "gmd", "gpu";
34 nvidia,function = "gmi";
35 };
36 atc {
37 nvidia,pins = "atc", "atd";
38 nvidia,function = "sdio4";
39 };
40 cdev1 {
41 nvidia,pins = "cdev1";
42 nvidia,function = "plla_out";
43 };
44 cdev2 {
45 nvidia,pins = "cdev2";
46 nvidia,function = "osc";
47 };
48 crtp {
49 nvidia,pins = "crtp";
50 nvidia,function = "crt";
51 };
52 csus {
53 nvidia,pins = "csus";
54 nvidia,function = "vi_sensor_clk";
55 };
56 dap1 {
57 nvidia,pins = "dap1";
58 nvidia,function = "dap1";
59 };
60 dap2 {
61 nvidia,pins = "dap2";
62 nvidia,function = "dap2";
63 };
64 dap3 {
65 nvidia,pins = "dap3";
66 nvidia,function = "dap3";
67 };
68 dap4 {
69 nvidia,pins = "dap4";
70 nvidia,function = "dap4";
71 };
72 ddc {
73 nvidia,pins = "ddc";
74 nvidia,function = "i2c2";
75 };
76 dta {
77 nvidia,pins = "dta", "dtb", "dtc", "dtd";
78 nvidia,function = "vi";
79 };
80 dte {
81 nvidia,pins = "dte";
82 nvidia,function = "rsvd1";
83 };
84 dtf {
85 nvidia,pins = "dtf";
86 nvidia,function = "i2c3";
87 };
88 gme {
89 nvidia,pins = "gme";
90 nvidia,function = "dap5";
91 };
92 gpu7 {
93 nvidia,pins = "gpu7";
94 nvidia,function = "rtck";
95 };
96 gpv {
97 nvidia,pins = "gpv";
98 nvidia,function = "pcie";
99 };
100 hdint {
101 nvidia,pins = "hdint", "pta";
102 nvidia,function = "hdmi";
103 };
104 i2cp {
105 nvidia,pins = "i2cp";
106 nvidia,function = "i2cp";
107 };
108 irrx {
109 nvidia,pins = "irrx", "irtx";
110 nvidia,function = "uartb";
111 };
112 kbca {
113 nvidia,pins = "kbca", "kbcc", "kbce", "kbcf";
114 nvidia,function = "kbc";
115 };
116 kbcb {
117 nvidia,pins = "kbcb", "kbcd";
118 nvidia,function = "sdio2";
119 };
120 lcsn {
121 nvidia,pins = "lcsn", "lsck", "lsda", "lsdi",
122 "spia", "spib", "spic";
123 nvidia,function = "spi3";
124 };
125 ld0 {
126 nvidia,pins = "ld0", "ld1", "ld2", "ld3", "ld4",
127 "ld5", "ld6", "ld7", "ld8", "ld9",
128 "ld10", "ld11", "ld12", "ld13", "ld14",
129 "ld15", "ld16", "ld17", "ldc", "ldi",
130 "lhp0", "lhp1", "lhp2", "lhs", "lm0",
131 "lm1", "lpp", "lpw0", "lpw1", "lpw2",
132 "lsc0", "lsc1", "lspi", "lvp0", "lvp1",
133 "lvs";
134 nvidia,function = "displaya";
135 };
136 owc {
137 nvidia,pins = "owc", "uac";
138 nvidia,function = "owr";
139 };
140 pmc {
141 nvidia,pins = "pmc";
142 nvidia,function = "pwr_on";
143 };
144 rm {
145 nvidia,pins = "rm";
146 nvidia,function = "i2c1";
147 };
148 sdb {
149 nvidia,pins = "sdb", "sdc", "sdd", "slxa",
150 "slxc", "slxd", "slxk";
151 nvidia,function = "sdio3";
152 };
153 sdio1 {
154 nvidia,pins = "sdio1";
155 nvidia,function = "sdio1";
156 };
157 spdi {
158 nvidia,pins = "spdi", "spdo";
159 nvidia,function = "rsvd2";
160 };
161 spid {
162 nvidia,pins = "spid", "spie", "spig", "spih";
163 nvidia,function = "spi2_alt";
164 };
165 spif {
166 nvidia,pins = "spif";
167 nvidia,function = "spi2";
168 };
169 uaa {
170 nvidia,pins = "uaa", "uab";
171 nvidia,function = "uarta";
172 };
173 uad {
174 nvidia,pins = "uad";
175 nvidia,function = "irda";
176 };
177 uca {
178 nvidia,pins = "uca", "ucb";
179 nvidia,function = "uartc";
180 };
181 uda {
182 nvidia,pins = "uda";
183 nvidia,function = "spi1";
184 };
185 conf_ata {
186 nvidia,pins = "ata", "atb", "atc", "ddc", "gma",
187 "gmb", "gmc", "gmd", "irrx", "irtx",
188 "kbca", "kbcb", "kbcc", "kbcd", "kbce",
189 "kbcf", "sdc", "sdd", "spie", "spig",
190 "spih", "uaa", "uab", "uad", "uca",
191 "ucb";
192 nvidia,pull = <2>;
193 nvidia,tristate = <0>;
194 };
195 conf_atd {
196 nvidia,pins = "atd", "ate", "cdev1", "csus",
197 "dap1", "dap2", "dap3", "dap4", "dte",
198 "dtf", "gpu", "gpu7", "gpv", "i2cp",
199 "rm", "sdio1", "slxa", "slxc", "slxd",
200 "slxk", "spdi", "spdo", "uac", "uda";
201 nvidia,pull = <0>;
202 nvidia,tristate = <0>;
203 };
204 conf_cdev2 {
205 nvidia,pins = "cdev2", "spia", "spib";
206 nvidia,pull = <1>;
207 nvidia,tristate = <1>;
208 };
209 conf_ck32 {
210 nvidia,pins = "ck32", "ddrc", "lc", "pmca",
211 "pmcb", "pmcc", "pmcd", "xm2c",
212 "xm2d";
213 nvidia,pull = <0>;
214 };
215 conf_crtp {
216 nvidia,pins = "crtp";
217 nvidia,pull = <0>;
218 nvidia,tristate = <1>;
219 };
220 conf_dta {
221 nvidia,pins = "dta", "dtb", "dtc", "dtd",
222 "spid", "spif";
223 nvidia,pull = <1>;
224 nvidia,tristate = <0>;
225 };
226 conf_gme {
227 nvidia,pins = "gme", "owc", "pta", "spic";
228 nvidia,pull = <2>;
229 nvidia,tristate = <1>;
230 };
231 conf_ld17_0 {
232 nvidia,pins = "ld17_0", "ld19_18", "ld21_20",
233 "ld23_22";
234 nvidia,pull = <1>;
235 };
236 conf_ls {
237 nvidia,pins = "ls", "pmce";
238 nvidia,pull = <2>;
239 };
240 drive_dap1 {
241 nvidia,pins = "drive_dap1";
242 nvidia,high-speed-mode = <0>;
243 nvidia,schmitt = <1>;
244 nvidia,low-power-mode = <0>;
245 nvidia,pull-down-strength = <0>;
246 nvidia,pull-up-strength = <0>;
247 nvidia,slew-rate-rising = <0>;
248 nvidia,slew-rate-falling = <0>;
249 };
250 };
251 };
252
253 i2s@70002800 {
254 status = "okay";
255 };
256
257 serial@70006000 {
258 status = "okay";
c80efbae
SW
259 };
260
2658ef15
SW
261 hdmi_ddc: i2c@7000c400 {
262 status = "okay";
263 clock-frequency = <100000>;
264 };
265
c80efbae
SW
266 i2c@7000d000 {
267 status = "okay";
268 clock-frequency = <100000>;
269
270 codec: codec@1a {
271 compatible = "wlf,wm8753";
272 reg = <0x1a>;
273 };
274
275 tca6416: gpio@20 {
276 compatible = "ti,tca6416";
277 reg = <0x20>;
278 gpio-controller;
279 #gpio-cells = <2>;
280 };
e7765b37
SW
281
282 max8907@3c {
283 compatible = "maxim,max8907";
284 reg = <0x3c>;
6cecf916 285 interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
e7765b37 286
b37ed4a3
SW
287 maxim,system-power-controller;
288
e7765b37
SW
289 mbatt-supply = <&usb0_vbus_reg>;
290 in-v1-supply = <&mbatt_reg>;
291 in-v2-supply = <&mbatt_reg>;
292 in-v3-supply = <&mbatt_reg>;
293 in1-supply = <&mbatt_reg>;
294 in2-supply = <&nvvdd_sv3_reg>;
295 in3-supply = <&mbatt_reg>;
296 in4-supply = <&mbatt_reg>;
297 in5-supply = <&mbatt_reg>;
298 in6-supply = <&mbatt_reg>;
299 in7-supply = <&mbatt_reg>;
300 in8-supply = <&mbatt_reg>;
301 in9-supply = <&mbatt_reg>;
302 in10-supply = <&mbatt_reg>;
303 in11-supply = <&mbatt_reg>;
304 in12-supply = <&mbatt_reg>;
305 in13-supply = <&mbatt_reg>;
306 in14-supply = <&mbatt_reg>;
307 in15-supply = <&mbatt_reg>;
308 in16-supply = <&mbatt_reg>;
309 in17-supply = <&nvvdd_sv3_reg>;
310 in18-supply = <&nvvdd_sv3_reg>;
311 in19-supply = <&mbatt_reg>;
312 in20-supply = <&mbatt_reg>;
313
314 regulators {
b9c665d7 315 mbatt_reg: mbatt {
e7765b37
SW
316 regulator-name = "vbat_pmu";
317 regulator-always-on;
318 };
319
b9c665d7 320 sd1 {
e7765b37
SW
321 regulator-name = "nvvdd_sv1,vdd_cpu_pmu";
322 regulator-min-microvolt = <1000000>;
323 regulator-max-microvolt = <1000000>;
324 regulator-always-on;
325 };
326
b9c665d7 327 sd2 {
e7765b37
SW
328 regulator-name = "nvvdd_sv2,vdd_core";
329 regulator-min-microvolt = <1200000>;
330 regulator-max-microvolt = <1200000>;
331 regulator-always-on;
332 };
333
b9c665d7 334 nvvdd_sv3_reg: sd3 {
e7765b37
SW
335 regulator-name = "nvvdd_sv3";
336 regulator-min-microvolt = <1800000>;
337 regulator-max-microvolt = <1800000>;
338 regulator-always-on;
339 };
340
b9c665d7 341 ldo1 {
e7765b37
SW
342 regulator-name = "nvvdd_ldo1,vddio_rx_ddr,vcore_acc";
343 regulator-min-microvolt = <3300000>;
344 regulator-max-microvolt = <3300000>;
345 regulator-always-on;
346 };
347
b9c665d7 348 ldo2 {
e7765b37
SW
349 regulator-name = "nvvdd_ldo2,avdd_pll*";
350 regulator-min-microvolt = <1100000>;
351 regulator-max-microvolt = <1100000>;
352 regulator-always-on;
353 };
354
b9c665d7 355 ldo3 {
e7765b37
SW
356 regulator-name = "nvvdd_ldo3,vcom_1v8b";
357 regulator-min-microvolt = <1800000>;
358 regulator-max-microvolt = <1800000>;
359 regulator-always-on;
360 };
361
b9c665d7 362 ldo4 {
e7765b37
SW
363 regulator-name = "nvvdd_ldo4,avdd_usb*";
364 regulator-min-microvolt = <3300000>;
365 regulator-max-microvolt = <3300000>;
366 regulator-always-on;
367 };
368
b9c665d7 369 ldo5 {
e7765b37
SW
370 regulator-name = "nvvdd_ldo5,vcore_mmc,avdd_lcd1,vddio_1wire";
371 regulator-min-microvolt = <2800000>;
372 regulator-max-microvolt = <2800000>;
373 regulator-always-on;
374 };
375
2658ef15 376 hdmi_pll_reg: ldo6 {
e7765b37
SW
377 regulator-name = "nvvdd_ldo6,avdd_hdmi_pll";
378 regulator-min-microvolt = <1800000>;
379 regulator-max-microvolt = <1800000>;
380 };
381
b9c665d7 382 ldo7 {
e7765b37
SW
383 regulator-name = "nvvdd_ldo7,avddio_audio";
384 regulator-min-microvolt = <2800000>;
385 regulator-max-microvolt = <2800000>;
386 regulator-always-on;
387 };
388
b9c665d7 389 ldo8 {
e7765b37
SW
390 regulator-name = "nvvdd_ldo8,vcom_3v0,vcore_cmps";
391 regulator-min-microvolt = <3000000>;
392 regulator-max-microvolt = <3000000>;
393 };
394
b9c665d7 395 ldo9 {
e7765b37
SW
396 regulator-name = "nvvdd_ldo9,avdd_cam*";
397 regulator-min-microvolt = <2800000>;
398 regulator-max-microvolt = <2800000>;
399 };
400
b9c665d7 401 ldo10 {
e7765b37
SW
402 regulator-name = "nvvdd_ldo10,avdd_usb_ic_3v0";
403 regulator-min-microvolt = <3000000>;
404 regulator-max-microvolt = <3000000>;
405 regulator-always-on;
406 };
407
2658ef15 408 hdmi_vdd_reg: ldo11 {
e7765b37
SW
409 regulator-name = "nvvdd_ldo11,vddio_pex_clk,vcom_33,avdd_hdmi";
410 regulator-min-microvolt = <3300000>;
411 regulator-max-microvolt = <3300000>;
412 };
413
b9c665d7 414 ldo12 {
e7765b37
SW
415 regulator-name = "nvvdd_ldo12,vddio_sdio";
416 regulator-min-microvolt = <2800000>;
417 regulator-max-microvolt = <2800000>;
418 regulator-always-on;
419 };
420
b9c665d7 421 ldo13 {
e7765b37
SW
422 regulator-name = "nvvdd_ldo13,vcore_phtn,vdd_af";
423 regulator-min-microvolt = <2800000>;
424 regulator-max-microvolt = <2800000>;
425 };
426
b9c665d7 427 ldo14 {
e7765b37
SW
428 regulator-name = "nvvdd_ldo14,avdd_vdac";
429 regulator-min-microvolt = <2800000>;
430 regulator-max-microvolt = <2800000>;
431 };
432
b9c665d7 433 ldo15 {
e7765b37
SW
434 regulator-name = "nvvdd_ldo15,vcore_temp,vddio_hdcp";
435 regulator-min-microvolt = <3300000>;
436 regulator-max-microvolt = <3300000>;
437 };
438
b9c665d7 439 ldo16 {
e7765b37
SW
440 regulator-name = "nvvdd_ldo16,vdd_dbrtr";
441 regulator-min-microvolt = <1300000>;
442 regulator-max-microvolt = <1300000>;
443 };
444
b9c665d7 445 ldo17 {
e7765b37
SW
446 regulator-name = "nvvdd_ldo17,vddio_mipi";
447 regulator-min-microvolt = <1200000>;
448 regulator-max-microvolt = <1200000>;
449 };
450
b9c665d7 451 ldo18 {
e7765b37
SW
452 regulator-name = "nvvdd_ldo18,vddio_vi,vcore_cam*";
453 regulator-min-microvolt = <1800000>;
454 regulator-max-microvolt = <1800000>;
455 };
456
b9c665d7 457 ldo19 {
e7765b37
SW
458 regulator-name = "nvvdd_ldo19,avdd_lcd2,vddio_lx";
459 regulator-min-microvolt = <2800000>;
460 regulator-max-microvolt = <2800000>;
461 };
462
b9c665d7 463 ldo20 {
e7765b37
SW
464 regulator-name = "nvvdd_ldo20,vddio_ddr_1v2,vddio_hsic,vcom_1v2";
465 regulator-min-microvolt = <1200000>;
466 regulator-max-microvolt = <1200000>;
467 regulator-always-on;
468 };
469
b9c665d7 470 out5v {
e7765b37
SW
471 regulator-name = "usb0_vbus_reg";
472 };
473
b9c665d7 474 out33v {
e7765b37
SW
475 regulator-name = "pmu_out3v3";
476 };
477
b9c665d7 478 bbat {
e7765b37
SW
479 regulator-name = "pmu_bbat";
480 regulator-min-microvolt = <2400000>;
481 regulator-max-microvolt = <2400000>;
482 regulator-always-on;
483 };
484
b9c665d7 485 sdby {
e7765b37
SW
486 regulator-name = "vdd_aon";
487 regulator-always-on;
488 };
489
b9c665d7 490 vrtc {
e7765b37
SW
491 regulator-name = "vrtc,pmu_vccadc";
492 regulator-always-on;
493 };
494 };
495 };
496 };
497
498 pmc {
499 nvidia,invert-interrupt;
a44a019d
JL
500 nvidia,suspend-mode = <2>;
501 nvidia,cpu-pwr-good-time = <2000>;
502 nvidia,cpu-pwr-off-time = <1000>;
503 nvidia,core-pwr-good-time = <0 3845>;
504 nvidia,core-pwr-off-time = <93727>;
505 nvidia,core-power-req-active-high;
506 nvidia,sys-clock-req-active-high;
507 nvidia,combined-power-req;
c80efbae
SW
508 };
509
510 usb@c5000000 {
511 status = "okay";
3325f1bc 512 nvidia,vbus-gpio = <&tca6416 0 GPIO_ACTIVE_HIGH>;
c80efbae
SW
513 };
514
4c94c8b5
VB
515 usb-phy@c5000000 {
516 status = "okay";
517 vbus-supply = <&vbus1_reg>;
518 };
519
c80efbae
SW
520 usb@c5008000 {
521 status = "okay";
3325f1bc 522 nvidia,vbus-gpio = <&tca6416 1 GPIO_ACTIVE_HIGH>;
c80efbae
SW
523 };
524
4c94c8b5
VB
525 usb-phy@c5008000 {
526 status = "okay";
527 vbus-supply = <&vbus3_reg>;
528 };
529
c80efbae
SW
530 sdhci@c8000400 {
531 status = "okay";
3325f1bc
SW
532 cd-gpios = <&gpio TEGRA_GPIO(I, 5) GPIO_ACTIVE_LOW>;
533 wp-gpios = <&gpio TEGRA_GPIO(V, 5) GPIO_ACTIVE_HIGH>;
c80efbae
SW
534 bus-width = <8>;
535 };
536
537 sdhci@c8000600 {
538 status = "okay";
539 bus-width = <8>;
7a2617a6 540 non-removable;
c80efbae
SW
541 };
542
7021d122
JL
543 clocks {
544 compatible = "simple-bus";
545 #address-cells = <1>;
546 #size-cells = <0>;
547
548 clk32k_in: clock {
549 compatible = "fixed-clock";
550 reg=<0>;
551 #clock-cells = <0>;
552 clock-frequency = <32768>;
553 };
554 };
555
3a5c64d6
LD
556 kbc {
557 status = "okay";
558 nvidia,debounce-delay-ms = <20>;
559 nvidia,repeat-delay-ms = <160>;
560 nvidia,kbc-row-pins = <0 1 2>;
561 nvidia,kbc-col-pins = <16 17>;
9be1e13e 562 nvidia,wakeup-source;
3a5c64d6
LD
563 linux,keymap = <0x00000074 /* KEY_POWER */
564 0x01000066 /* KEY_HOME */
565 0x0101009E /* KEY_BACK */
566 0x0201008B>; /* KEY_MENU */
567 };
568
e7765b37
SW
569 regulators {
570 compatible = "simple-bus";
571 #address-cells = <1>;
572 #size-cells = <0>;
573
574 usb0_vbus_reg: regulator {
575 compatible = "regulator-fixed";
576 reg = <0>;
577 regulator-name = "usb0_vbus";
578 regulator-min-microvolt = <5000000>;
579 regulator-max-microvolt = <5000000>;
580 regulator-always-on;
581 };
4c94c8b5
VB
582
583 vbus1_reg: regulator@2 {
584 compatible = "regulator-fixed";
585 reg = <2>;
586 regulator-name = "vbus1";
587 regulator-min-microvolt = <5000000>;
588 regulator-max-microvolt = <5000000>;
9f310ded 589 enable-active-high;
4c94c8b5
VB
590 gpio = <&tca6416 0 0>; /* GPIO_PMU0 */
591 };
592
593 vbus3_reg: regulator@3 {
594 compatible = "regulator-fixed";
595 reg = <3>;
596 regulator-name = "vbus3";
597 regulator-min-microvolt = <5000000>;
598 regulator-max-microvolt = <5000000>;
9f310ded 599 enable-active-high;
4c94c8b5
VB
600 gpio = <&tca6416 1 0>; /* GPIO_PMU1 */
601 };
e7765b37
SW
602 };
603
c80efbae
SW
604 sound {
605 compatible = "nvidia,tegra-audio-wm8753-whistler",
606 "nvidia,tegra-audio-wm8753";
607 nvidia,model = "NVIDIA Tegra Whistler";
608
609 nvidia,audio-routing =
610 "Headphone Jack", "LOUT1",
611 "Headphone Jack", "ROUT1",
612 "MIC2", "Mic Jack",
613 "MIC2N", "Mic Jack";
614
615 nvidia,i2s-controller = <&tegra_i2s1>;
616 nvidia,audio-codec = <&codec>;
f9cd2b3b 617
885a8cfa
HD
618 clocks = <&tegra_car TEGRA20_CLK_PLL_A>,
619 <&tegra_car TEGRA20_CLK_PLL_A_OUT0>,
620 <&tegra_car TEGRA20_CLK_CDEV1>;
f9cd2b3b 621 clock-names = "pll_a", "pll_a_out0", "mclk";
c80efbae
SW
622 };
623};
This page took 0.106339 seconds and 5 git commands to generate.