Linux 3.3-rc7
[deliverable/linux.git] / arch / arm / mach-ep93xx / snappercl15.c
CommitLineData
dd2ac961
RM
1/*
2 * arch/arm/mach-ep93xx/snappercl15.c
3 * Bluewater Systems Snapper CL15 system module
4 *
5 * Copyright (C) 2009 Bluewater Systems Ltd
1c5454ee 6 * Author: Ryan Mallon
dd2ac961
RM
7 *
8 * NAND code adapted from driver by:
9 * Andre Renaud <andre@bluewatersys.com>
10 * James R. McKaskill
11 *
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License as published by
14 * the Free Software Foundation; either version 2 of the License, or (at
15 * your option) any later version.
16 *
17 */
18
19#include <linux/platform_device.h>
20#include <linux/kernel.h>
21#include <linux/init.h>
22#include <linux/io.h>
dd2ac961
RM
23#include <linux/i2c.h>
24#include <linux/i2c-gpio.h>
25#include <linux/fb.h>
26
27#include <linux/mtd/partitions.h>
28#include <linux/mtd/nand.h>
29
30#include <mach/hardware.h>
31#include <mach/fb.h>
bd5f12a2 32#include <mach/gpio-ep93xx.h>
dd2ac961 33
9a6879bd 34#include <asm/hardware/vic.h>
dd2ac961
RM
35#include <asm/mach-types.h>
36#include <asm/mach/arch.h>
37
38#define SNAPPERCL15_NAND_BASE (EP93XX_CS7_PHYS_BASE + SZ_16M)
39
40#define SNAPPERCL15_NAND_WPN (1 << 8) /* Write protect (active low) */
41#define SNAPPERCL15_NAND_ALE (1 << 9) /* Address latch */
42#define SNAPPERCL15_NAND_CLE (1 << 10) /* Command latch */
43#define SNAPPERCL15_NAND_CEN (1 << 11) /* Chip enable (active low) */
44#define SNAPPERCL15_NAND_RDY (1 << 14) /* Device ready */
45
46#define NAND_CTRL_ADDR(chip) (chip->IO_ADDR_W + 0x40)
47
48static void snappercl15_nand_cmd_ctrl(struct mtd_info *mtd, int cmd,
49 unsigned int ctrl)
50{
51 struct nand_chip *chip = mtd->priv;
52 static u16 nand_state = SNAPPERCL15_NAND_WPN;
53 u16 set;
54
55 if (ctrl & NAND_CTRL_CHANGE) {
56 set = SNAPPERCL15_NAND_CEN | SNAPPERCL15_NAND_WPN;
57
58 if (ctrl & NAND_NCE)
59 set &= ~SNAPPERCL15_NAND_CEN;
60 if (ctrl & NAND_CLE)
61 set |= SNAPPERCL15_NAND_CLE;
62 if (ctrl & NAND_ALE)
63 set |= SNAPPERCL15_NAND_ALE;
64
65 nand_state &= ~(SNAPPERCL15_NAND_CEN |
66 SNAPPERCL15_NAND_CLE |
67 SNAPPERCL15_NAND_ALE);
68 nand_state |= set;
69 __raw_writew(nand_state, NAND_CTRL_ADDR(chip));
70 }
71
72 if (cmd != NAND_CMD_NONE)
73 __raw_writew((cmd & 0xff) | nand_state, chip->IO_ADDR_W);
74}
75
76static int snappercl15_nand_dev_ready(struct mtd_info *mtd)
77{
78 struct nand_chip *chip = mtd->priv;
79
80 return !!(__raw_readw(NAND_CTRL_ADDR(chip)) & SNAPPERCL15_NAND_RDY);
81}
82
83static const char *snappercl15_nand_part_probes[] = {"cmdlinepart", NULL};
84
85static struct mtd_partition snappercl15_nand_parts[] = {
86 {
87 .name = "Kernel",
88 .offset = 0,
89 .size = SZ_2M,
90 },
91 {
92 .name = "Filesystem",
93 .offset = MTDPART_OFS_APPEND,
94 .size = MTDPART_SIZ_FULL,
95 },
96};
97
98static struct platform_nand_data snappercl15_nand_data = {
99 .chip = {
100 .nr_chips = 1,
101 .part_probe_types = snappercl15_nand_part_probes,
102 .partitions = snappercl15_nand_parts,
103 .nr_partitions = ARRAY_SIZE(snappercl15_nand_parts),
104 .options = NAND_NO_AUTOINCR,
105 .chip_delay = 25,
106 },
107 .ctrl = {
108 .dev_ready = snappercl15_nand_dev_ready,
109 .cmd_ctrl = snappercl15_nand_cmd_ctrl,
110 },
111};
112
113static struct resource snappercl15_nand_resource[] = {
114 {
115 .start = SNAPPERCL15_NAND_BASE,
116 .end = SNAPPERCL15_NAND_BASE + SZ_4K - 1,
117 .flags = IORESOURCE_MEM,
118 },
119};
120
121static struct platform_device snappercl15_nand_device = {
122 .name = "gen_nand",
123 .id = -1,
124 .dev.platform_data = &snappercl15_nand_data,
125 .resource = snappercl15_nand_resource,
126 .num_resources = ARRAY_SIZE(snappercl15_nand_resource),
127};
128
b370e082 129static struct ep93xx_eth_data __initdata snappercl15_eth_data = {
dd2ac961
RM
130 .phy_id = 1,
131};
132
b370e082 133static struct i2c_gpio_platform_data __initdata snappercl15_i2c_gpio_data = {
dd2ac961
RM
134 .sda_pin = EP93XX_GPIO_LINE_EEDAT,
135 .sda_is_open_drain = 0,
136 .scl_pin = EP93XX_GPIO_LINE_EECLK,
137 .scl_is_open_drain = 0,
138 .udelay = 0,
139 .timeout = 0,
140};
141
142static struct i2c_board_info __initdata snappercl15_i2c_data[] = {
143 {
144 /* Audio codec */
145 I2C_BOARD_INFO("tlv320aic23", 0x1a),
146 },
147};
148
b370e082 149static struct ep93xxfb_mach_info __initdata snappercl15_fb_info = {
dd2ac961
RM
150 .num_modes = EP93XXFB_USE_MODEDB,
151 .bpp = 16,
152};
153
989b7907
MW
154static struct platform_device snappercl15_audio_device = {
155 .name = "snappercl15-audio",
156 .id = -1,
157};
158
159static void __init snappercl15_register_audio(void)
160{
161 ep93xx_register_i2s();
162 platform_device_register(&snappercl15_audio_device);
163}
164
dd2ac961
RM
165static void __init snappercl15_init_machine(void)
166{
167 ep93xx_init_devices();
168 ep93xx_register_eth(&snappercl15_eth_data, 1);
169 ep93xx_register_i2c(&snappercl15_i2c_gpio_data, snappercl15_i2c_data,
170 ARRAY_SIZE(snappercl15_i2c_data));
171 ep93xx_register_fb(&snappercl15_fb_info);
989b7907 172 snappercl15_register_audio();
dd2ac961
RM
173 platform_device_register(&snappercl15_nand_device);
174}
175
176MACHINE_START(SNAPPER_CL15, "Bluewater Systems Snapper CL15")
1c5454ee 177 /* Maintainer: Ryan Mallon */
e562cf17 178 .atag_offset = 0x100,
dd2ac961
RM
179 .map_io = ep93xx_map_io,
180 .init_irq = ep93xx_init_irq,
9a6879bd 181 .handle_irq = vic_handle_irq,
dd2ac961
RM
182 .timer = &ep93xx_timer,
183 .init_machine = snappercl15_init_machine,
3275166e 184 .restart = ep93xx_restart,
dd2ac961 185MACHINE_END
This page took 0.228603 seconds and 5 git commands to generate.