ARM: EXYNOS: Clear OF_POPULATED flag from PMU node in IRQ init callback
[deliverable/linux.git] / arch / arm / mach-imx / 3ds_debugboard.c
CommitLineData
fa94f8dc
JW
1/*
2 * Copyright 2008-2009 Freescale Semiconductor, Inc. All Rights Reserved.
3 * Copyright (C) 2010 Jason Wang <jason77.wang@gmail.com>
4 *
5 * The code contained herein is licensed under the GNU General Public
6 * License. You may obtain a copy of the GNU General Public License
7 * Version 2 or later at the following locations:
8 *
9 * http://www.opensource.org/licenses/gpl-license.html
10 * http://www.gnu.org/copyleft/gpl.html
11 */
12
13#include <linux/interrupt.h>
14#include <linux/irq.h>
ec782880 15#include <linux/irqdomain.h>
fa94f8dc
JW
16#include <linux/io.h>
17#include <linux/platform_device.h>
18#include <linux/gpio.h>
ec782880 19#include <linux/module.h>
fa94f8dc 20#include <linux/smsc911x.h>
33499df8
SH
21#include <linux/regulator/machine.h>
22#include <linux/regulator/fixed.h>
fa94f8dc 23
50f2de61 24#include "hardware.h"
fa94f8dc
JW
25
26/* LAN9217 ethernet base address */
27#define LAN9217_BASE_ADDR(n) (n + 0x0)
28/* External UART */
29#define UARTA_BASE_ADDR(n) (n + 0x8000)
30#define UARTB_BASE_ADDR(n) (n + 0x10000)
31
32#define BOARD_IO_ADDR(n) (n + 0x20000)
33/* LED switchs */
34#define LED_SWITCH_REG 0x00
35/* buttons */
36#define SWITCH_BUTTONS_REG 0x08
37/* status, interrupt */
38#define INTR_STATUS_REG 0x10
39#define INTR_MASK_REG 0x38
40#define INTR_RESET_REG 0x20
41/* magic word for debug CPLD */
42#define MAGIC_NUMBER1_REG 0x40
43#define MAGIC_NUMBER2_REG 0x48
44/* CPLD code version */
45#define CPLD_CODE_VER_REG 0x50
46/* magic word for debug CPLD */
47#define MAGIC_NUMBER3_REG 0x58
48/* module reset register*/
49#define MODULE_RESET_REG 0x60
50/* CPU ID and Personality ID */
51#define MCU_BOARD_ID_REG 0x68
52
fa94f8dc
JW
53#define MXC_MAX_EXP_IO_LINES 16
54
55/* interrupts like external uart , external ethernet etc*/
ec782880
SG
56#define EXPIO_INT_ENET 0
57#define EXPIO_INT_XUART_A 1
58#define EXPIO_INT_XUART_B 2
59#define EXPIO_INT_BUTTON_A 3
60#define EXPIO_INT_BUTTON_B 4
fa94f8dc
JW
61
62static void __iomem *brd_io;
ec782880 63static struct irq_domain *domain;
fa94f8dc
JW
64
65static struct resource smsc911x_resources[] = {
66 {
67 .flags = IORESOURCE_MEM,
68 } , {
fa94f8dc
JW
69 .flags = IORESOURCE_IRQ,
70 },
71};
72
73static struct smsc911x_platform_config smsc911x_config = {
74 .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
75 .flags = SMSC911X_USE_32BIT | SMSC911X_FORCE_INTERNAL_PHY,
76};
77
78static struct platform_device smsc_lan9217_device = {
79 .name = "smsc911x",
f0df8754 80 .id = -1,
fa94f8dc
JW
81 .dev = {
82 .platform_data = &smsc911x_config,
83 },
84 .num_resources = ARRAY_SIZE(smsc911x_resources),
85 .resource = smsc911x_resources,
86};
87
bd0b9ac4 88static void mxc_expio_irq_handler(struct irq_desc *desc)
fa94f8dc
JW
89{
90 u32 imr_val;
91 u32 int_valid;
92 u32 expio_irq;
93
4d93579f
LB
94 /* irq = gpio irq number */
95 desc->irq_data.chip->irq_mask(&desc->irq_data);
fa94f8dc 96
c553138f
JB
97 imr_val = imx_readw(brd_io + INTR_MASK_REG);
98 int_valid = imx_readw(brd_io + INTR_STATUS_REG) & ~imr_val;
fa94f8dc 99
ec782880 100 expio_irq = 0;
fa94f8dc 101 for (; int_valid != 0; int_valid >>= 1, expio_irq++) {
fa94f8dc
JW
102 if ((int_valid & 1) == 0)
103 continue;
ec782880 104 generic_handle_irq(irq_find_mapping(domain, expio_irq));
fa94f8dc
JW
105 }
106
4d93579f
LB
107 desc->irq_data.chip->irq_ack(&desc->irq_data);
108 desc->irq_data.chip->irq_unmask(&desc->irq_data);
fa94f8dc
JW
109}
110
111/*
112 * Disable an expio pin's interrupt by setting the bit in the imr.
113 * Irq is an expio virtual irq number
114 */
4d93579f 115static void expio_mask_irq(struct irq_data *d)
fa94f8dc
JW
116{
117 u16 reg;
ec782880 118 u32 expio = d->hwirq;
fa94f8dc 119
c553138f 120 reg = imx_readw(brd_io + INTR_MASK_REG);
fa94f8dc 121 reg |= (1 << expio);
c553138f 122 imx_writew(reg, brd_io + INTR_MASK_REG);
fa94f8dc
JW
123}
124
4d93579f 125static void expio_ack_irq(struct irq_data *d)
fa94f8dc 126{
ec782880 127 u32 expio = d->hwirq;
fa94f8dc 128
c553138f
JB
129 imx_writew(1 << expio, brd_io + INTR_RESET_REG);
130 imx_writew(0, brd_io + INTR_RESET_REG);
4d93579f 131 expio_mask_irq(d);
fa94f8dc
JW
132}
133
4d93579f 134static void expio_unmask_irq(struct irq_data *d)
fa94f8dc
JW
135{
136 u16 reg;
ec782880 137 u32 expio = d->hwirq;
fa94f8dc 138
c553138f 139 reg = imx_readw(brd_io + INTR_MASK_REG);
fa94f8dc 140 reg &= ~(1 << expio);
c553138f 141 imx_writew(reg, brd_io + INTR_MASK_REG);
fa94f8dc
JW
142}
143
144static struct irq_chip expio_irq_chip = {
4d93579f
LB
145 .irq_ack = expio_ack_irq,
146 .irq_mask = expio_mask_irq,
147 .irq_unmask = expio_unmask_irq,
fa94f8dc
JW
148};
149
33499df8
SH
150static struct regulator_consumer_supply dummy_supplies[] = {
151 REGULATOR_SUPPLY("vdd33a", "smsc911x"),
152 REGULATOR_SUPPLY("vddvario", "smsc911x"),
153};
154
ed4a7fb0 155int __init mxc_expio_init(u32 base, u32 intr_gpio)
fa94f8dc 156{
ed4a7fb0 157 u32 p_irq = gpio_to_irq(intr_gpio);
ec782880 158 int irq_base;
fa94f8dc
JW
159 int i;
160
161 brd_io = ioremap(BOARD_IO_ADDR(base), SZ_4K);
162 if (brd_io == NULL)
163 return -ENOMEM;
164
c553138f
JB
165 if ((imx_readw(brd_io + MAGIC_NUMBER1_REG) != 0xAAAA) ||
166 (imx_readw(brd_io + MAGIC_NUMBER2_REG) != 0x5555) ||
167 (imx_readw(brd_io + MAGIC_NUMBER3_REG) != 0xCAFE)) {
fa94f8dc
JW
168 pr_info("3-Stack Debug board not detected\n");
169 iounmap(brd_io);
170 brd_io = NULL;
171 return -ENODEV;
172 }
173
174 pr_info("3-Stack Debug board detected, rev = 0x%04X\n",
175 readw(brd_io + CPLD_CODE_VER_REG));
176
177 /*
178 * Configure INT line as GPIO input
179 */
ed4a7fb0
SG
180 gpio_request(intr_gpio, "expio_pirq");
181 gpio_direction_input(intr_gpio);
fa94f8dc
JW
182
183 /* disable the interrupt and clear the status */
c553138f
JB
184 imx_writew(0, brd_io + INTR_MASK_REG);
185 imx_writew(0xFFFF, brd_io + INTR_RESET_REG);
186 imx_writew(0, brd_io + INTR_RESET_REG);
187 imx_writew(0x1F, brd_io + INTR_MASK_REG);
ec782880
SG
188
189 irq_base = irq_alloc_descs(-1, 0, MXC_MAX_EXP_IO_LINES, numa_node_id());
190 WARN_ON(irq_base < 0);
191
192 domain = irq_domain_add_legacy(NULL, MXC_MAX_EXP_IO_LINES, irq_base, 0,
193 &irq_domain_simple_ops, NULL);
194 WARN_ON(!domain);
195
196 for (i = irq_base; i < irq_base + MXC_MAX_EXP_IO_LINES; i++) {
f38c02f3 197 irq_set_chip_and_handler(i, &expio_irq_chip, handle_level_irq);
e8d36d5d 198 irq_clear_status_flags(i, IRQ_NOREQUEST);
fa94f8dc 199 }
6845664a
TG
200 irq_set_irq_type(p_irq, IRQF_TRIGGER_LOW);
201 irq_set_chained_handler(p_irq, mxc_expio_irq_handler);
fa94f8dc
JW
202
203 /* Register Lan device on the debugboard */
33499df8
SH
204 regulator_register_fixed(0, dummy_supplies, ARRAY_SIZE(dummy_supplies));
205
fa94f8dc
JW
206 smsc911x_resources[0].start = LAN9217_BASE_ADDR(base);
207 smsc911x_resources[0].end = LAN9217_BASE_ADDR(base) + 0x100 - 1;
ec782880
SG
208 smsc911x_resources[1].start = irq_find_mapping(domain, EXPIO_INT_ENET);
209 smsc911x_resources[1].end = irq_find_mapping(domain, EXPIO_INT_ENET);
fa94f8dc
JW
210 platform_device_register(&smsc_lan9217_device);
211
212 return 0;
213}
This page took 0.310781 seconds and 5 git commands to generate.