Commit | Line | Data |
---|---|---|
27ad4bf7 UKK |
1 | /* |
2 | * Copyright (C) 1999,2000 Arm Limited | |
3 | * Copyright (C) 2000 Deep Blue Solutions Ltd | |
4 | * Copyright (C) 2002 Shane Nay (shane@minirl.com) | |
5 | * Copyright 2005-2007 Freescale Semiconductor, Inc. All Rights Reserved. | |
6 | * - add MX31 specific definitions | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License as published by | |
10 | * the Free Software Foundation; either version 2 of the License, or | |
11 | * (at your option) any later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, | |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
17 | */ | |
18 | ||
19 | #include <linux/mm.h> | |
20 | #include <linux/init.h> | |
21 | #include <linux/err.h> | |
22 | ||
23 | #include <asm/pgtable.h> | |
ddd5f51b | 24 | #include <asm/hardware/cache-l2x0.h> |
27ad4bf7 UKK |
25 | #include <asm/mach/map.h> |
26 | ||
27 | #include <mach/common.h> | |
36223604 | 28 | #include <mach/devices-common.h> |
27ad4bf7 UKK |
29 | #include <mach/hardware.h> |
30 | #include <mach/iomux-v3.h> | |
27ad4bf7 UKK |
31 | #include <mach/irqs.h> |
32 | ||
41e7daf2 SG |
33 | static void imx3_idle(void) |
34 | { | |
35 | unsigned long reg = 0; | |
8c6d8319 | 36 | |
3ac804e3 FE |
37 | mx3_cpu_lp_set(MX3_WAIT); |
38 | ||
8c6d8319 SG |
39 | if (!need_resched()) |
40 | __asm__ __volatile__( | |
41 | /* disable I and D cache */ | |
42 | "mrc p15, 0, %0, c1, c0, 0\n" | |
43 | "bic %0, %0, #0x00001000\n" | |
44 | "bic %0, %0, #0x00000004\n" | |
45 | "mcr p15, 0, %0, c1, c0, 0\n" | |
46 | /* invalidate I cache */ | |
47 | "mov %0, #0\n" | |
48 | "mcr p15, 0, %0, c7, c5, 0\n" | |
49 | /* clear and invalidate D cache */ | |
50 | "mov %0, #0\n" | |
51 | "mcr p15, 0, %0, c7, c14, 0\n" | |
52 | /* WFI */ | |
53 | "mov %0, #0\n" | |
54 | "mcr p15, 0, %0, c7, c0, 4\n" | |
55 | "nop\n" "nop\n" "nop\n" "nop\n" | |
56 | "nop\n" "nop\n" "nop\n" | |
57 | /* enable I and D cache */ | |
58 | "mrc p15, 0, %0, c1, c0, 0\n" | |
59 | "orr %0, %0, #0x00001000\n" | |
60 | "orr %0, %0, #0x00000004\n" | |
61 | "mcr p15, 0, %0, c1, c0, 0\n" | |
62 | : "=r" (reg)); | |
63 | local_irq_enable(); | |
41e7daf2 SG |
64 | } |
65 | ||
f548897f SG |
66 | static void __iomem *imx3_ioremap(unsigned long phys_addr, size_t size, |
67 | unsigned int mtype) | |
68 | { | |
69 | if (mtype == MT_DEVICE) { | |
70 | /* | |
71 | * Access all peripherals below 0x80000000 as nonshared device | |
72 | * on mx3, but leave l2cc alone. Otherwise cache corruptions | |
73 | * can occur. | |
74 | */ | |
75 | if (phys_addr < 0x80000000 && | |
76 | !addr_in_module(phys_addr, MX3x_L2CC)) | |
77 | mtype = MT_DEVICE_NONSHARED; | |
78 | } | |
79 | ||
80 | return __arm_ioremap(phys_addr, size, mtype); | |
81 | } | |
82 | ||
ddd5f51b SG |
83 | void imx3_init_l2x0(void) |
84 | { | |
85 | void __iomem *l2x0_base; | |
86 | void __iomem *clkctl_base; | |
87 | ||
88 | /* | |
89 | * First of all, we must repair broken chip settings. There are some | |
90 | * i.MX35 CPUs in the wild, comming with bogus L2 cache settings. These | |
91 | * misconfigured CPUs will run amok immediately when the L2 cache gets enabled. | |
92 | * Workaraound is to setup the correct register setting prior enabling the | |
93 | * L2 cache. This should not hurt already working CPUs, as they are using the | |
94 | * same value. | |
95 | */ | |
96 | #define L2_MEM_VAL 0x10 | |
97 | ||
98 | clkctl_base = ioremap(MX35_CLKCTL_BASE_ADDR, 4096); | |
99 | if (clkctl_base != NULL) { | |
100 | writel(0x00000515, clkctl_base + L2_MEM_VAL); | |
101 | iounmap(clkctl_base); | |
102 | } else { | |
103 | pr_err("L2 cache: Cannot fix timing. Trying to continue without\n"); | |
104 | } | |
105 | ||
106 | l2x0_base = ioremap(MX3x_L2CC_BASE_ADDR, 4096); | |
107 | if (IS_ERR(l2x0_base)) { | |
108 | printk(KERN_ERR "remapping L2 cache area failed with %ld\n", | |
109 | PTR_ERR(l2x0_base)); | |
110 | return; | |
111 | } | |
112 | ||
113 | l2x0_init(l2x0_base, 0x00030024, 0x00000000); | |
114 | } | |
115 | ||
87514fce | 116 | #ifdef CONFIG_SOC_IMX31 |
27ad4bf7 UKK |
117 | static struct map_desc mx31_io_desc[] __initdata = { |
118 | imx_map_entry(MX31, X_MEMC, MT_DEVICE), | |
119 | imx_map_entry(MX31, AVIC, MT_DEVICE_NONSHARED), | |
120 | imx_map_entry(MX31, AIPS1, MT_DEVICE_NONSHARED), | |
121 | imx_map_entry(MX31, AIPS2, MT_DEVICE_NONSHARED), | |
122 | imx_map_entry(MX31, SPBA0, MT_DEVICE_NONSHARED), | |
123 | }; | |
124 | ||
125 | /* | |
126 | * This function initializes the memory map. It is called during the | |
127 | * system startup to create static physical to virtual memory mappings | |
128 | * for the IO modules. | |
129 | */ | |
130 | void __init mx31_map_io(void) | |
131 | { | |
132 | iotable_init(mx31_io_desc, ARRAY_SIZE(mx31_io_desc)); | |
133 | } | |
134 | ||
135 | void __init imx31_init_early(void) | |
136 | { | |
137 | mxc_set_cpu_type(MXC_CPU_MX31); | |
138 | mxc_arch_reset_init(MX31_IO_ADDRESS(MX31_WDOG_BASE_ADDR)); | |
8c6d8319 | 139 | pm_idle = imx3_idle; |
f548897f | 140 | imx_ioremap = imx3_ioremap; |
27ad4bf7 UKK |
141 | } |
142 | ||
27ad4bf7 UKK |
143 | void __init mx31_init_irq(void) |
144 | { | |
145 | mxc_init_irq(MX31_IO_ADDRESS(MX31_AVIC_BASE_ADDR)); | |
b78d8e59 SG |
146 | } |
147 | ||
36223604 SG |
148 | static struct sdma_script_start_addrs imx31_to1_sdma_script __initdata = { |
149 | .per_2_per_addr = 1677, | |
150 | }; | |
151 | ||
152 | static struct sdma_script_start_addrs imx31_to2_sdma_script __initdata = { | |
153 | .ap_2_ap_addr = 423, | |
154 | .ap_2_bp_addr = 829, | |
155 | .bp_2_ap_addr = 1029, | |
156 | }; | |
157 | ||
158 | static struct sdma_platform_data imx31_sdma_pdata __initdata = { | |
2e534b21 | 159 | .fw_name = "sdma-imx31-to2.bin", |
36223604 SG |
160 | .script_addrs = &imx31_to2_sdma_script, |
161 | }; | |
162 | ||
b78d8e59 SG |
163 | void __init imx31_soc_init(void) |
164 | { | |
36223604 SG |
165 | int to_version = mx31_revision() >> 4; |
166 | ||
ddd5f51b SG |
167 | imx3_init_l2x0(); |
168 | ||
e7fc6ae7 SG |
169 | mxc_register_gpio("imx31-gpio", 0, MX31_GPIO1_BASE_ADDR, SZ_16K, MX31_INT_GPIO1, 0); |
170 | mxc_register_gpio("imx31-gpio", 1, MX31_GPIO2_BASE_ADDR, SZ_16K, MX31_INT_GPIO2, 0); | |
171 | mxc_register_gpio("imx31-gpio", 2, MX31_GPIO3_BASE_ADDR, SZ_16K, MX31_INT_GPIO3, 0); | |
36223604 | 172 | |
2e534b21 SG |
173 | if (to_version == 1) { |
174 | strncpy(imx31_sdma_pdata.fw_name, "sdma-imx31-to1.bin", | |
175 | strlen(imx31_sdma_pdata.fw_name)); | |
36223604 | 176 | imx31_sdma_pdata.script_addrs = &imx31_to1_sdma_script; |
2e534b21 SG |
177 | } |
178 | ||
62550cd7 | 179 | imx_add_imx_sdma("imx31-sdma", MX31_SDMA_BASE_ADDR, MX31_INT_SDMA, &imx31_sdma_pdata); |
27ad4bf7 | 180 | } |
87514fce UKK |
181 | #endif /* ifdef CONFIG_SOC_IMX31 */ |
182 | ||
183 | #ifdef CONFIG_SOC_IMX35 | |
184 | static struct map_desc mx35_io_desc[] __initdata = { | |
185 | imx_map_entry(MX35, X_MEMC, MT_DEVICE), | |
186 | imx_map_entry(MX35, AVIC, MT_DEVICE_NONSHARED), | |
187 | imx_map_entry(MX35, AIPS1, MT_DEVICE_NONSHARED), | |
188 | imx_map_entry(MX35, AIPS2, MT_DEVICE_NONSHARED), | |
189 | imx_map_entry(MX35, SPBA0, MT_DEVICE_NONSHARED), | |
190 | }; | |
191 | ||
192 | void __init mx35_map_io(void) | |
193 | { | |
194 | iotable_init(mx35_io_desc, ARRAY_SIZE(mx35_io_desc)); | |
195 | } | |
196 | ||
197 | void __init imx35_init_early(void) | |
198 | { | |
199 | mxc_set_cpu_type(MXC_CPU_MX35); | |
200 | mxc_iomux_v3_init(MX35_IO_ADDRESS(MX35_IOMUXC_BASE_ADDR)); | |
201 | mxc_arch_reset_init(MX35_IO_ADDRESS(MX35_WDOG_BASE_ADDR)); | |
9a2ee715 | 202 | pm_idle = imx3_idle; |
87514fce UKK |
203 | imx_ioremap = imx3_ioremap; |
204 | } | |
205 | ||
206 | void __init mx35_init_irq(void) | |
207 | { | |
208 | mxc_init_irq(MX35_IO_ADDRESS(MX35_AVIC_BASE_ADDR)); | |
209 | } | |
f1263de2 SG |
210 | |
211 | static struct sdma_script_start_addrs imx35_to1_sdma_script __initdata = { | |
212 | .ap_2_ap_addr = 642, | |
213 | .uart_2_mcu_addr = 817, | |
214 | .mcu_2_app_addr = 747, | |
215 | .uartsh_2_mcu_addr = 1183, | |
216 | .per_2_shp_addr = 1033, | |
217 | .mcu_2_shp_addr = 961, | |
218 | .ata_2_mcu_addr = 1333, | |
219 | .mcu_2_ata_addr = 1252, | |
220 | .app_2_mcu_addr = 683, | |
221 | .shp_2_per_addr = 1111, | |
222 | .shp_2_mcu_addr = 892, | |
223 | }; | |
224 | ||
225 | static struct sdma_script_start_addrs imx35_to2_sdma_script __initdata = { | |
226 | .ap_2_ap_addr = 729, | |
227 | .uart_2_mcu_addr = 904, | |
228 | .per_2_app_addr = 1597, | |
229 | .mcu_2_app_addr = 834, | |
230 | .uartsh_2_mcu_addr = 1270, | |
231 | .per_2_shp_addr = 1120, | |
232 | .mcu_2_shp_addr = 1048, | |
233 | .ata_2_mcu_addr = 1429, | |
234 | .mcu_2_ata_addr = 1339, | |
235 | .app_2_per_addr = 1531, | |
236 | .app_2_mcu_addr = 770, | |
237 | .shp_2_per_addr = 1198, | |
238 | .shp_2_mcu_addr = 979, | |
239 | }; | |
240 | ||
241 | static struct sdma_platform_data imx35_sdma_pdata __initdata = { | |
242 | .fw_name = "sdma-imx35-to2.bin", | |
243 | .script_addrs = &imx35_to2_sdma_script, | |
244 | }; | |
245 | ||
246 | void __init imx35_soc_init(void) | |
247 | { | |
248 | int to_version = mx35_revision() >> 4; | |
249 | ||
ddd5f51b SG |
250 | imx3_init_l2x0(); |
251 | ||
f1263de2 SG |
252 | /* i.mx35 has the i.mx31 type gpio */ |
253 | mxc_register_gpio("imx31-gpio", 0, MX35_GPIO1_BASE_ADDR, SZ_16K, MX35_INT_GPIO1, 0); | |
254 | mxc_register_gpio("imx31-gpio", 1, MX35_GPIO2_BASE_ADDR, SZ_16K, MX35_INT_GPIO2, 0); | |
255 | mxc_register_gpio("imx31-gpio", 2, MX35_GPIO3_BASE_ADDR, SZ_16K, MX35_INT_GPIO3, 0); | |
256 | ||
257 | if (to_version == 1) { | |
258 | strncpy(imx35_sdma_pdata.fw_name, "sdma-imx35-to1.bin", | |
259 | strlen(imx35_sdma_pdata.fw_name)); | |
260 | imx35_sdma_pdata.script_addrs = &imx35_to1_sdma_script; | |
261 | } | |
262 | ||
263 | imx_add_imx_sdma("imx35-sdma", MX35_SDMA_BASE_ADDR, MX35_INT_SDMA, &imx35_sdma_pdata); | |
264 | } | |
87514fce | 265 | #endif /* ifdef CONFIG_SOC_IMX35 */ |