Commit | Line | Data |
---|---|---|
1bc34f79 DM |
1 | /* |
2 | * LILLY-1131 development board support | |
3 | * | |
4 | * Copyright (c) 2009 Daniel Mack <daniel@caiaq.de> | |
5 | * | |
6 | * based on code for other MX31 boards, | |
7 | * | |
8 | * Copyright 2005-2007 Freescale Semiconductor | |
9 | * Copyright (c) 2009 Alberto Panizzo <maramaopercheseimorto@gmail.com> | |
10 | * Copyright (C) 2009 Valentin Longchamp, EPFL Mobots group | |
11 | * | |
12 | * This program is free software; you can redistribute it and/or modify | |
13 | * it under the terms of the GNU General Public License as published by | |
14 | * the Free Software Foundation; either version 2 of the License, or | |
15 | * (at your option) any later version. | |
16 | * | |
17 | * This program is distributed in the hope that it will be useful, | |
18 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
19 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
20 | * GNU General Public License for more details. | |
1bc34f79 DM |
21 | */ |
22 | ||
23 | #include <linux/kernel.h> | |
24 | #include <linux/types.h> | |
25 | #include <linux/init.h> | |
d0b1eabc | 26 | #include <linux/gpio.h> |
b9923872 | 27 | #include <linux/platform_device.h> |
1bc34f79 DM |
28 | |
29 | #include <asm/mach-types.h> | |
30 | #include <asm/mach/arch.h> | |
31 | #include <asm/mach/map.h> | |
32 | ||
33 | #include <mach/hardware.h> | |
34 | #include <mach/common.h> | |
1bc34f79 DM |
35 | #include <mach/iomux-mx3.h> |
36 | #include <mach/board-mx31lilly.h> | |
37 | ||
16cf5c41 | 38 | #include "devices-imx31.h" |
1bc34f79 DM |
39 | |
40 | /* | |
41 | * This file contains board-specific initialization routines for the | |
42 | * LILLY-1131 development board. If you design an own baseboard for the | |
43 | * module, use this file as base for support code. | |
44 | */ | |
45 | ||
46 | static unsigned int lilly_db_board_pins[] __initdata = { | |
47 | MX31_PIN_CTS1__CTS1, | |
48 | MX31_PIN_RTS1__RTS1, | |
49 | MX31_PIN_TXD1__TXD1, | |
50 | MX31_PIN_RXD1__RXD1, | |
8d9fb9bb DM |
51 | MX31_PIN_CTS2__CTS2, |
52 | MX31_PIN_RTS2__RTS2, | |
53 | MX31_PIN_TXD2__TXD2, | |
54 | MX31_PIN_RXD2__RXD2, | |
55 | MX31_PIN_CSPI3_MOSI__RXD3, | |
56 | MX31_PIN_CSPI3_MISO__TXD3, | |
57 | MX31_PIN_CSPI3_SCLK__RTS3, | |
58 | MX31_PIN_CSPI3_SPI_RDY__CTS3, | |
d0b1eabc DM |
59 | MX31_PIN_SD1_DATA3__SD1_DATA3, |
60 | MX31_PIN_SD1_DATA2__SD1_DATA2, | |
61 | MX31_PIN_SD1_DATA1__SD1_DATA1, | |
62 | MX31_PIN_SD1_DATA0__SD1_DATA0, | |
63 | MX31_PIN_SD1_CLK__SD1_CLK, | |
64 | MX31_PIN_SD1_CMD__SD1_CMD, | |
b9923872 DM |
65 | MX31_PIN_LD0__LD0, |
66 | MX31_PIN_LD1__LD1, | |
67 | MX31_PIN_LD2__LD2, | |
68 | MX31_PIN_LD3__LD3, | |
69 | MX31_PIN_LD4__LD4, | |
70 | MX31_PIN_LD5__LD5, | |
71 | MX31_PIN_LD6__LD6, | |
72 | MX31_PIN_LD7__LD7, | |
73 | MX31_PIN_LD8__LD8, | |
74 | MX31_PIN_LD9__LD9, | |
75 | MX31_PIN_LD10__LD10, | |
76 | MX31_PIN_LD11__LD11, | |
77 | MX31_PIN_LD12__LD12, | |
78 | MX31_PIN_LD13__LD13, | |
79 | MX31_PIN_LD14__LD14, | |
80 | MX31_PIN_LD15__LD15, | |
81 | MX31_PIN_LD16__LD16, | |
82 | MX31_PIN_LD17__LD17, | |
83 | MX31_PIN_VSYNC3__VSYNC3, | |
84 | MX31_PIN_HSYNC__HSYNC, | |
85 | MX31_PIN_FPSHIFT__FPSHIFT, | |
86 | MX31_PIN_DRDY0__DRDY0, | |
87 | MX31_PIN_CONTRAST__CONTRAST, | |
1bc34f79 DM |
88 | }; |
89 | ||
90 | /* UART */ | |
16cf5c41 | 91 | static const struct imxuart_platform_data uart_pdata __initconst = { |
1bc34f79 DM |
92 | .flags = IMXUART_HAVE_RTSCTS, |
93 | }; | |
94 | ||
d0b1eabc DM |
95 | /* MMC support */ |
96 | ||
97 | static int mxc_mmc1_get_ro(struct device *dev) | |
98 | { | |
99 | return gpio_get_value(IOMUX_TO_GPIO(MX31_PIN_LCS0)); | |
100 | } | |
101 | ||
102 | static int gpio_det, gpio_wp; | |
103 | ||
24fb8422 DM |
104 | #define MMC_PAD_CFG (PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST | PAD_CTL_HYS_CMOS | \ |
105 | PAD_CTL_ODE_CMOS | PAD_CTL_100K_PU) | |
106 | ||
d0b1eabc DM |
107 | static int mxc_mmc1_init(struct device *dev, |
108 | irq_handler_t detect_irq, void *data) | |
109 | { | |
110 | int ret; | |
111 | ||
112 | gpio_det = IOMUX_TO_GPIO(MX31_PIN_GPIO1_1); | |
113 | gpio_wp = IOMUX_TO_GPIO(MX31_PIN_LCS0); | |
114 | ||
24fb8422 DM |
115 | mxc_iomux_set_pad(MX31_PIN_SD1_DATA0, MMC_PAD_CFG); |
116 | mxc_iomux_set_pad(MX31_PIN_SD1_DATA1, MMC_PAD_CFG); | |
117 | mxc_iomux_set_pad(MX31_PIN_SD1_DATA2, MMC_PAD_CFG); | |
118 | mxc_iomux_set_pad(MX31_PIN_SD1_DATA3, MMC_PAD_CFG); | |
119 | mxc_iomux_set_pad(MX31_PIN_SD1_CLK, MMC_PAD_CFG); | |
120 | mxc_iomux_set_pad(MX31_PIN_SD1_CMD, MMC_PAD_CFG); | |
121 | ||
d0b1eabc DM |
122 | ret = gpio_request(gpio_det, "MMC detect"); |
123 | if (ret) | |
124 | return ret; | |
125 | ||
126 | ret = gpio_request(gpio_wp, "MMC w/p"); | |
127 | if (ret) | |
128 | goto exit_free_det; | |
129 | ||
130 | gpio_direction_input(gpio_det); | |
131 | gpio_direction_input(gpio_wp); | |
132 | ||
133 | ret = request_irq(IOMUX_TO_IRQ(MX31_PIN_GPIO1_1), detect_irq, | |
134 | IRQF_DISABLED | IRQF_TRIGGER_FALLING, | |
135 | "MMC detect", data); | |
136 | if (ret) | |
137 | goto exit_free_wp; | |
138 | ||
139 | return 0; | |
140 | ||
141 | exit_free_wp: | |
142 | gpio_free(gpio_wp); | |
143 | ||
144 | exit_free_det: | |
145 | gpio_free(gpio_det); | |
146 | ||
147 | return ret; | |
148 | } | |
149 | ||
150 | static void mxc_mmc1_exit(struct device *dev, void *data) | |
151 | { | |
152 | gpio_free(gpio_det); | |
153 | gpio_free(gpio_wp); | |
154 | free_irq(IOMUX_TO_IRQ(MX31_PIN_GPIO1_1), data); | |
155 | } | |
156 | ||
6a697e3d | 157 | static const struct imxmmc_platform_data mmc_pdata __initconst = { |
d0b1eabc DM |
158 | .get_ro = mxc_mmc1_get_ro, |
159 | .init = mxc_mmc1_init, | |
160 | .exit = mxc_mmc1_exit, | |
161 | }; | |
162 | ||
b9923872 | 163 | /* Framebuffer support */ |
afa77ef3 | 164 | static const struct ipu_platform_data ipu_data __initconst = { |
b9923872 DM |
165 | .irq_base = MXC_IPU_IRQ_START, |
166 | }; | |
167 | ||
168 | static const struct fb_videomode fb_modedb = { | |
169 | /* 640x480 TFT panel (IPS-056T) */ | |
27ad4bf7 | 170 | .name = "CRT-VGA", |
b9923872 DM |
171 | .refresh = 64, |
172 | .xres = 640, | |
173 | .yres = 480, | |
174 | .pixclock = 30000, | |
175 | .left_margin = 200, | |
176 | .right_margin = 2, | |
177 | .upper_margin = 2, | |
178 | .lower_margin = 2, | |
179 | .hsync_len = 3, | |
180 | .vsync_len = 1, | |
181 | .sync = FB_SYNC_VERT_HIGH_ACT | FB_SYNC_OE_ACT_HIGH, | |
182 | .vmode = FB_VMODE_NONINTERLACED, | |
183 | .flag = 0, | |
184 | }; | |
185 | ||
186 | static struct mx3fb_platform_data fb_pdata __initdata = { | |
b9923872 DM |
187 | .name = "CRT-VGA", |
188 | .mode = &fb_modedb, | |
189 | .num_modes = 1, | |
190 | }; | |
191 | ||
192 | #define LCD_VCC_EN_GPIO (7) | |
193 | ||
194 | static void __init mx31lilly_init_fb(void) | |
195 | { | |
196 | if (gpio_request(LCD_VCC_EN_GPIO, "LCD enable") != 0) { | |
197 | printk(KERN_WARNING "unable to request LCD_VCC_EN pin.\n"); | |
198 | return; | |
199 | } | |
200 | ||
afa77ef3 UKK |
201 | imx31_add_ipu_core(&ipu_data); |
202 | imx31_add_mx3_sdc_fb(&fb_pdata); | |
b9923872 DM |
203 | gpio_direction_output(LCD_VCC_EN_GPIO, 1); |
204 | } | |
205 | ||
1bc34f79 DM |
206 | void __init mx31lilly_db_init(void) |
207 | { | |
208 | mxc_iomux_setup_multiple_pins(lilly_db_board_pins, | |
209 | ARRAY_SIZE(lilly_db_board_pins), | |
210 | "development board pins"); | |
16cf5c41 UKK |
211 | imx31_add_imx_uart0(&uart_pdata); |
212 | imx31_add_imx_uart1(&uart_pdata); | |
213 | imx31_add_imx_uart2(&uart_pdata); | |
6a697e3d | 214 | imx31_add_mxc_mmc(0, &mmc_pdata); |
b9923872 | 215 | mx31lilly_init_fb(); |
1bc34f79 | 216 | } |