Commit | Line | Data |
---|---|---|
1553a1ec FE |
1 | /* |
2 | * Copyright 2008 Freescale Semiconductor, Inc. All Rights Reserved. | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify | |
5 | * it under the terms of the GNU General Public License as published by | |
6 | * the Free Software Foundation; either version 2 of the License, or | |
7 | * (at your option) any later version. | |
8 | * | |
9 | * This program is distributed in the hope that it will be useful, | |
10 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
11 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
12 | * GNU General Public License for more details. | |
1553a1ec FE |
13 | */ |
14 | ||
a2ef4562 | 15 | #include <linux/delay.h> |
1553a1ec FE |
16 | #include <linux/types.h> |
17 | #include <linux/init.h> | |
18 | #include <linux/clk.h> | |
19 | #include <linux/irq.h> | |
135cad36 | 20 | #include <linux/gpio.h> |
2b0c3677 ML |
21 | #include <linux/smsc911x.h> |
22 | #include <linux/platform_device.h> | |
ae7a3f13 AP |
23 | #include <linux/mfd/mc13783.h> |
24 | #include <linux/spi/spi.h> | |
25 | #include <linux/regulator/machine.h> | |
a2ef4562 | 26 | #include <linux/fsl_devices.h> |
54c1f636 | 27 | #include <linux/input/matrix_keypad.h> |
1553a1ec FE |
28 | |
29 | #include <mach/hardware.h> | |
30 | #include <asm/mach-types.h> | |
31 | #include <asm/mach/arch.h> | |
32 | #include <asm/mach/time.h> | |
33 | #include <asm/memory.h> | |
34 | #include <asm/mach/map.h> | |
35 | #include <mach/common.h> | |
1553a1ec | 36 | #include <mach/iomux-mx3.h> |
a2ceeef5 UKK |
37 | |
38 | #include "devices-imx31.h" | |
1553a1ec FE |
39 | #include "devices.h" |
40 | ||
b396dc45 UKK |
41 | /* Definitions for components on the Debug board */ |
42 | ||
43 | /* Base address of CPLD controller on the Debug board */ | |
44 | #define DEBUG_BASE_ADDRESS CS5_IO_ADDRESS(MX3x_CS5_BASE_ADDR) | |
45 | ||
46 | /* LAN9217 ethernet base address */ | |
47 | #define LAN9217_BASE_ADDR MX3x_CS5_BASE_ADDR | |
48 | ||
49 | /* CPLD config and interrupt base address */ | |
50 | #define CPLD_ADDR (DEBUG_BASE_ADDRESS + 0x20000) | |
51 | ||
52 | /* status, interrupt */ | |
53 | #define CPLD_INT_STATUS_REG (CPLD_ADDR + 0x10) | |
54 | #define CPLD_INT_MASK_REG (CPLD_ADDR + 0x38) | |
55 | #define CPLD_INT_RESET_REG (CPLD_ADDR + 0x20) | |
56 | /* magic word for debug CPLD */ | |
57 | #define CPLD_MAGIC_NUMBER1_REG (CPLD_ADDR + 0x40) | |
58 | #define CPLD_MAGIC_NUMBER2_REG (CPLD_ADDR + 0x48) | |
59 | /* CPLD code version */ | |
60 | #define CPLD_CODE_VER_REG (CPLD_ADDR + 0x50) | |
61 | /* magic word for debug CPLD */ | |
62 | #define CPLD_MAGIC_NUMBER3_REG (CPLD_ADDR + 0x58) | |
63 | ||
64 | /* CPLD IRQ line for external uart, external ethernet etc */ | |
65 | #define EXPIO_PARENT_INT IOMUX_TO_IRQ(MX31_PIN_GPIO1_1) | |
66 | ||
67 | #define MXC_EXP_IO_BASE (MXC_BOARD_IRQ_START) | |
68 | #define MXC_IRQ_TO_EXPIO(irq) ((irq) - MXC_EXP_IO_BASE) | |
69 | ||
70 | #define EXPIO_INT_ENET (MXC_EXP_IO_BASE + 0) | |
71 | ||
72 | #define MXC_MAX_EXP_IO_LINES 16 | |
73 | ||
74 | /* | |
75 | * This file contains the board-specific initialization routines. | |
1553a1ec FE |
76 | */ |
77 | ||
11a332ad | 78 | static int mx31_3ds_pins[] = { |
153fa1d8 | 79 | /* UART1 */ |
63d97667 VL |
80 | MX31_PIN_CTS1__CTS1, |
81 | MX31_PIN_RTS1__RTS1, | |
82 | MX31_PIN_TXD1__TXD1, | |
135cad36 ML |
83 | MX31_PIN_RXD1__RXD1, |
84 | IOMUX_MODE(MX31_PIN_GPIO1_1, IOMUX_CONFIG_GPIO), | |
a1ac4424 AP |
85 | /* SPI 1 */ |
86 | MX31_PIN_CSPI2_SCLK__SCLK, | |
87 | MX31_PIN_CSPI2_MOSI__MOSI, | |
88 | MX31_PIN_CSPI2_MISO__MISO, | |
89 | MX31_PIN_CSPI2_SPI_RDY__SPI_RDY, | |
90 | MX31_PIN_CSPI2_SS0__SS0, | |
91 | MX31_PIN_CSPI2_SS2__SS2, /*CS for MC13783 */ | |
ae7a3f13 AP |
92 | /* MC13783 IRQ */ |
93 | IOMUX_MODE(MX31_PIN_GPIO1_3, IOMUX_CONFIG_GPIO), | |
a2ef4562 ML |
94 | /* USB OTG reset */ |
95 | IOMUX_MODE(MX31_PIN_USB_PWR, IOMUX_CONFIG_GPIO), | |
96 | /* USB OTG */ | |
97 | MX31_PIN_USBOTG_DATA0__USBOTG_DATA0, | |
98 | MX31_PIN_USBOTG_DATA1__USBOTG_DATA1, | |
99 | MX31_PIN_USBOTG_DATA2__USBOTG_DATA2, | |
100 | MX31_PIN_USBOTG_DATA3__USBOTG_DATA3, | |
101 | MX31_PIN_USBOTG_DATA4__USBOTG_DATA4, | |
102 | MX31_PIN_USBOTG_DATA5__USBOTG_DATA5, | |
103 | MX31_PIN_USBOTG_DATA6__USBOTG_DATA6, | |
104 | MX31_PIN_USBOTG_DATA7__USBOTG_DATA7, | |
105 | MX31_PIN_USBOTG_CLK__USBOTG_CLK, | |
106 | MX31_PIN_USBOTG_DIR__USBOTG_DIR, | |
107 | MX31_PIN_USBOTG_NXT__USBOTG_NXT, | |
108 | MX31_PIN_USBOTG_STP__USBOTG_STP, | |
54c1f636 AP |
109 | /*Keyboard*/ |
110 | MX31_PIN_KEY_ROW0_KEY_ROW0, | |
111 | MX31_PIN_KEY_ROW1_KEY_ROW1, | |
112 | MX31_PIN_KEY_ROW2_KEY_ROW2, | |
113 | MX31_PIN_KEY_COL0_KEY_COL0, | |
114 | MX31_PIN_KEY_COL1_KEY_COL1, | |
115 | MX31_PIN_KEY_COL2_KEY_COL2, | |
116 | MX31_PIN_KEY_COL3_KEY_COL3, | |
117 | }; | |
118 | ||
119 | /* | |
120 | * Matrix keyboard | |
121 | */ | |
122 | ||
123 | static const uint32_t mx31_3ds_keymap[] = { | |
124 | KEY(0, 0, KEY_UP), | |
125 | KEY(0, 1, KEY_DOWN), | |
126 | KEY(1, 0, KEY_RIGHT), | |
127 | KEY(1, 1, KEY_LEFT), | |
128 | KEY(1, 2, KEY_ENTER), | |
129 | KEY(2, 0, KEY_F6), | |
130 | KEY(2, 1, KEY_F8), | |
131 | KEY(2, 2, KEY_F9), | |
132 | KEY(2, 3, KEY_F10), | |
133 | }; | |
134 | ||
135 | static struct matrix_keymap_data mx31_3ds_keymap_data = { | |
136 | .keymap = mx31_3ds_keymap, | |
137 | .keymap_size = ARRAY_SIZE(mx31_3ds_keymap), | |
ae7a3f13 AP |
138 | }; |
139 | ||
140 | /* Regulators */ | |
141 | static struct regulator_init_data pwgtx_init = { | |
142 | .constraints = { | |
143 | .boot_on = 1, | |
144 | .always_on = 1, | |
145 | }, | |
146 | }; | |
147 | ||
148 | static struct mc13783_regulator_init_data mx31_3ds_regulators[] = { | |
149 | { | |
150 | .id = MC13783_REGU_PWGT1SPI, /* Power Gate for ARM core. */ | |
151 | .init_data = &pwgtx_init, | |
152 | }, { | |
153 | .id = MC13783_REGU_PWGT2SPI, /* Power Gate for L2 Cache. */ | |
154 | .init_data = &pwgtx_init, | |
155 | }, | |
156 | }; | |
157 | ||
158 | /* MC13783 */ | |
159 | static struct mc13783_platform_data mc13783_pdata __initdata = { | |
160 | .regulators = mx31_3ds_regulators, | |
161 | .num_regulators = ARRAY_SIZE(mx31_3ds_regulators), | |
162 | .flags = MC13783_USE_REGULATOR, | |
a1ac4424 AP |
163 | }; |
164 | ||
165 | /* SPI */ | |
166 | static int spi1_internal_chipselect[] = { | |
167 | MXC_SPI_CS(0), | |
168 | MXC_SPI_CS(2), | |
169 | }; | |
170 | ||
06606ff1 | 171 | static const struct spi_imx_master spi1_pdata __initconst = { |
a1ac4424 AP |
172 | .chipselect = spi1_internal_chipselect, |
173 | .num_chipselect = ARRAY_SIZE(spi1_internal_chipselect), | |
63d97667 VL |
174 | }; |
175 | ||
ae7a3f13 AP |
176 | static struct spi_board_info mx31_3ds_spi_devs[] __initdata = { |
177 | { | |
178 | .modalias = "mc13783", | |
179 | .max_speed_hz = 1000000, | |
180 | .bus_num = 1, | |
181 | .chip_select = 1, /* SS2 */ | |
182 | .platform_data = &mc13783_pdata, | |
183 | .irq = IOMUX_TO_IRQ(MX31_PIN_GPIO1_3), | |
184 | .mode = SPI_CS_HIGH, | |
185 | }, | |
186 | }; | |
187 | ||
a1b67b95 AP |
188 | /* |
189 | * NAND Flash | |
190 | */ | |
a2ceeef5 UKK |
191 | static const struct mxc_nand_platform_data |
192 | mx31_3ds_nand_board_info __initconst = { | |
a1b67b95 AP |
193 | .width = 1, |
194 | .hw_ecc = 1, | |
195 | #ifdef MACH_MX31_3DS_MXC_NAND_USE_BBT | |
196 | .flash_bbt = 1, | |
197 | #endif | |
198 | }; | |
199 | ||
a2ef4562 ML |
200 | /* |
201 | * USB OTG | |
202 | */ | |
203 | ||
204 | #define USB_PAD_CFG (PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST | PAD_CTL_HYS_CMOS | \ | |
205 | PAD_CTL_ODE_CMOS | PAD_CTL_100K_PU) | |
206 | ||
207 | #define USBOTG_RST_B IOMUX_TO_GPIO(MX31_PIN_USB_PWR) | |
208 | ||
41f63475 | 209 | static int mx31_3ds_usbotg_init(void) |
a2ef4562 | 210 | { |
41f63475 FE |
211 | int err; |
212 | ||
a2ef4562 ML |
213 | mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA0, USB_PAD_CFG); |
214 | mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA1, USB_PAD_CFG); | |
215 | mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA2, USB_PAD_CFG); | |
216 | mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA3, USB_PAD_CFG); | |
217 | mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA4, USB_PAD_CFG); | |
218 | mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA5, USB_PAD_CFG); | |
219 | mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA6, USB_PAD_CFG); | |
220 | mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA7, USB_PAD_CFG); | |
221 | mxc_iomux_set_pad(MX31_PIN_USBOTG_CLK, USB_PAD_CFG); | |
222 | mxc_iomux_set_pad(MX31_PIN_USBOTG_DIR, USB_PAD_CFG); | |
223 | mxc_iomux_set_pad(MX31_PIN_USBOTG_NXT, USB_PAD_CFG); | |
224 | mxc_iomux_set_pad(MX31_PIN_USBOTG_STP, USB_PAD_CFG); | |
225 | ||
41f63475 FE |
226 | err = gpio_request(USBOTG_RST_B, "otgusb-reset"); |
227 | if (err) { | |
228 | pr_err("Failed to request the USB OTG reset gpio\n"); | |
229 | return err; | |
230 | } | |
231 | ||
232 | err = gpio_direction_output(USBOTG_RST_B, 0); | |
233 | if (err) { | |
234 | pr_err("Failed to drive the USB OTG reset gpio\n"); | |
235 | goto usbotg_free_reset; | |
236 | } | |
237 | ||
a2ef4562 ML |
238 | mdelay(1); |
239 | gpio_set_value(USBOTG_RST_B, 1); | |
41f63475 FE |
240 | return 0; |
241 | ||
242 | usbotg_free_reset: | |
243 | gpio_free(USBOTG_RST_B); | |
244 | return err; | |
a2ef4562 ML |
245 | } |
246 | ||
247 | static struct fsl_usb2_platform_data usbotg_pdata = { | |
248 | .operating_mode = FSL_USB2_DR_DEVICE, | |
249 | .phy_mode = FSL_USB2_PHY_ULPI, | |
250 | }; | |
251 | ||
16cf5c41 | 252 | static const struct imxuart_platform_data uart_pdata __initconst = { |
153fa1d8 ML |
253 | .flags = IMXUART_HAVE_RTSCTS, |
254 | }; | |
1553a1ec | 255 | |
2b0c3677 ML |
256 | /* |
257 | * Support for the SMSC9217 on the Debug board. | |
258 | */ | |
259 | ||
260 | static struct smsc911x_platform_config smsc911x_config = { | |
261 | .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW, | |
262 | .irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL, | |
263 | .flags = SMSC911X_USE_16BIT | SMSC911X_FORCE_INTERNAL_PHY, | |
264 | .phy_interface = PHY_INTERFACE_MODE_MII, | |
265 | }; | |
266 | ||
267 | static struct resource smsc911x_resources[] = { | |
268 | { | |
269 | .start = LAN9217_BASE_ADDR, | |
270 | .end = LAN9217_BASE_ADDR + 0xff, | |
271 | .flags = IORESOURCE_MEM, | |
272 | }, { | |
273 | .start = EXPIO_INT_ENET, | |
274 | .end = EXPIO_INT_ENET, | |
275 | .flags = IORESOURCE_IRQ, | |
276 | }, | |
277 | }; | |
278 | ||
279 | static struct platform_device smsc911x_device = { | |
280 | .name = "smsc911x", | |
281 | .id = -1, | |
282 | .num_resources = ARRAY_SIZE(smsc911x_resources), | |
283 | .resource = smsc911x_resources, | |
284 | .dev = { | |
285 | .platform_data = &smsc911x_config, | |
286 | }, | |
287 | }; | |
288 | ||
135cad36 ML |
289 | /* |
290 | * Routines for the CPLD on the debug board. It contains a CPLD handling | |
291 | * LEDs, switches, interrupts for Ethernet. | |
292 | */ | |
293 | ||
11a332ad | 294 | static void mx31_3ds_expio_irq_handler(uint32_t irq, struct irq_desc *desc) |
135cad36 ML |
295 | { |
296 | uint32_t imr_val; | |
297 | uint32_t int_valid; | |
298 | uint32_t expio_irq; | |
299 | ||
300 | imr_val = __raw_readw(CPLD_INT_MASK_REG); | |
301 | int_valid = __raw_readw(CPLD_INT_STATUS_REG) & ~imr_val; | |
302 | ||
303 | expio_irq = MXC_EXP_IO_BASE; | |
304 | for (; int_valid != 0; int_valid >>= 1, expio_irq++) { | |
305 | if ((int_valid & 1) == 0) | |
306 | continue; | |
307 | generic_handle_irq(expio_irq); | |
308 | } | |
309 | } | |
310 | ||
311 | /* | |
312 | * Disable an expio pin's interrupt by setting the bit in the imr. | |
313 | * @param irq an expio virtual irq number | |
314 | */ | |
315 | static void expio_mask_irq(uint32_t irq) | |
316 | { | |
317 | uint16_t reg; | |
318 | uint32_t expio = MXC_IRQ_TO_EXPIO(irq); | |
319 | ||
320 | /* mask the interrupt */ | |
321 | reg = __raw_readw(CPLD_INT_MASK_REG); | |
322 | reg |= 1 << expio; | |
323 | __raw_writew(reg, CPLD_INT_MASK_REG); | |
324 | } | |
325 | ||
326 | /* | |
327 | * Acknowledge an expanded io pin's interrupt by clearing the bit in the isr. | |
328 | * @param irq an expanded io virtual irq number | |
329 | */ | |
330 | static void expio_ack_irq(uint32_t irq) | |
331 | { | |
332 | uint32_t expio = MXC_IRQ_TO_EXPIO(irq); | |
333 | ||
334 | /* clear the interrupt status */ | |
335 | __raw_writew(1 << expio, CPLD_INT_RESET_REG); | |
336 | __raw_writew(0, CPLD_INT_RESET_REG); | |
337 | /* mask the interrupt */ | |
338 | expio_mask_irq(irq); | |
339 | } | |
340 | ||
341 | /* | |
342 | * Enable a expio pin's interrupt by clearing the bit in the imr. | |
343 | * @param irq a expio virtual irq number | |
344 | */ | |
345 | static void expio_unmask_irq(uint32_t irq) | |
346 | { | |
347 | uint16_t reg; | |
348 | uint32_t expio = MXC_IRQ_TO_EXPIO(irq); | |
349 | ||
350 | /* unmask the interrupt */ | |
351 | reg = __raw_readw(CPLD_INT_MASK_REG); | |
352 | reg &= ~(1 << expio); | |
353 | __raw_writew(reg, CPLD_INT_MASK_REG); | |
354 | } | |
355 | ||
356 | static struct irq_chip expio_irq_chip = { | |
357 | .ack = expio_ack_irq, | |
358 | .mask = expio_mask_irq, | |
359 | .unmask = expio_unmask_irq, | |
360 | }; | |
361 | ||
11a332ad | 362 | static int __init mx31_3ds_init_expio(void) |
135cad36 ML |
363 | { |
364 | int i; | |
365 | int ret; | |
366 | ||
367 | /* Check if there's a debug board connected */ | |
368 | if ((__raw_readw(CPLD_MAGIC_NUMBER1_REG) != 0xAAAA) || | |
369 | (__raw_readw(CPLD_MAGIC_NUMBER2_REG) != 0x5555) || | |
370 | (__raw_readw(CPLD_MAGIC_NUMBER3_REG) != 0xCAFE)) { | |
371 | /* No Debug board found */ | |
372 | return -ENODEV; | |
373 | } | |
374 | ||
11a332ad | 375 | pr_info("i.MX31 3DS Debug board detected, rev = 0x%04X\n", |
135cad36 ML |
376 | __raw_readw(CPLD_CODE_VER_REG)); |
377 | ||
378 | /* | |
379 | * Configure INT line as GPIO input | |
380 | */ | |
381 | ret = gpio_request(IOMUX_TO_GPIO(MX31_PIN_GPIO1_1), "sms9217-irq"); | |
382 | if (ret) | |
383 | pr_warning("could not get LAN irq gpio\n"); | |
384 | else | |
385 | gpio_direction_input(IOMUX_TO_GPIO(MX31_PIN_GPIO1_1)); | |
386 | ||
387 | /* Disable the interrupts and clear the status */ | |
388 | __raw_writew(0, CPLD_INT_MASK_REG); | |
389 | __raw_writew(0xFFFF, CPLD_INT_RESET_REG); | |
390 | __raw_writew(0, CPLD_INT_RESET_REG); | |
391 | __raw_writew(0x1F, CPLD_INT_MASK_REG); | |
392 | for (i = MXC_EXP_IO_BASE; | |
393 | i < (MXC_EXP_IO_BASE + MXC_MAX_EXP_IO_LINES); | |
394 | i++) { | |
395 | set_irq_chip(i, &expio_irq_chip); | |
396 | set_irq_handler(i, handle_level_irq); | |
397 | set_irq_flags(i, IRQF_VALID); | |
398 | } | |
399 | set_irq_type(EXPIO_PARENT_INT, IRQ_TYPE_LEVEL_LOW); | |
11a332ad | 400 | set_irq_chained_handler(EXPIO_PARENT_INT, mx31_3ds_expio_irq_handler); |
135cad36 ML |
401 | |
402 | return 0; | |
403 | } | |
404 | ||
405 | /* | |
406 | * This structure defines the MX31 memory map. | |
407 | */ | |
11a332ad | 408 | static struct map_desc mx31_3ds_io_desc[] __initdata = { |
135cad36 | 409 | { |
f568dd7f UKK |
410 | .virtual = MX31_CS5_BASE_ADDR_VIRT, |
411 | .pfn = __phys_to_pfn(MX31_CS5_BASE_ADDR), | |
412 | .length = MX31_CS5_SIZE, | |
135cad36 ML |
413 | .type = MT_DEVICE, |
414 | }, | |
415 | }; | |
416 | ||
417 | /* | |
418 | * Set up static virtual mappings. | |
419 | */ | |
11a332ad | 420 | static void __init mx31_3ds_map_io(void) |
135cad36 ML |
421 | { |
422 | mx31_map_io(); | |
11a332ad | 423 | iotable_init(mx31_3ds_io_desc, ARRAY_SIZE(mx31_3ds_io_desc)); |
135cad36 ML |
424 | } |
425 | ||
1553a1ec FE |
426 | /*! |
427 | * Board specific initialization. | |
428 | */ | |
429 | static void __init mxc_board_init(void) | |
430 | { | |
11a332ad AP |
431 | mxc_iomux_setup_multiple_pins(mx31_3ds_pins, ARRAY_SIZE(mx31_3ds_pins), |
432 | "mx31_3ds"); | |
153fa1d8 | 433 | |
16cf5c41 | 434 | imx31_add_imx_uart0(&uart_pdata); |
a2ceeef5 | 435 | imx31_add_mxc_nand(&mx31_3ds_nand_board_info); |
ae7a3f13 | 436 | |
06606ff1 | 437 | imx31_add_spi_imx0(&spi1_pdata); |
ae7a3f13 AP |
438 | spi_register_board_info(mx31_3ds_spi_devs, |
439 | ARRAY_SIZE(mx31_3ds_spi_devs)); | |
135cad36 | 440 | |
54c1f636 AP |
441 | mxc_register_device(&imx_kpp_device, &mx31_3ds_keymap_data); |
442 | ||
a2ef4562 ML |
443 | mx31_3ds_usbotg_init(); |
444 | mxc_register_device(&mxc_otg_udc_device, &usbotg_pdata); | |
445 | ||
11a332ad | 446 | if (!mx31_3ds_init_expio()) |
2b0c3677 | 447 | platform_device_register(&smsc911x_device); |
1553a1ec FE |
448 | } |
449 | ||
11a332ad | 450 | static void __init mx31_3ds_timer_init(void) |
1553a1ec | 451 | { |
30c730f8 | 452 | mx31_clocks_init(26000000); |
1553a1ec FE |
453 | } |
454 | ||
11a332ad AP |
455 | static struct sys_timer mx31_3ds_timer = { |
456 | .init = mx31_3ds_timer_init, | |
1553a1ec FE |
457 | }; |
458 | ||
459 | /* | |
460 | * The following uses standard kernel macros defined in arch.h in order to | |
11a332ad | 461 | * initialize __mach_desc_MX31_3DS data structure. |
1553a1ec FE |
462 | */ |
463 | MACHINE_START(MX31_3DS, "Freescale MX31PDK (3DS)") | |
464 | /* Maintainer: Freescale Semiconductor, Inc. */ | |
f568dd7f | 465 | .phys_io = MX31_AIPS1_BASE_ADDR, |
321ed164 | 466 | .io_pg_offst = (MX31_AIPS1_BASE_ADDR_VIRT >> 18) & 0xfffc, |
34101237 | 467 | .boot_params = MX3x_PHYS_OFFSET + 0x100, |
11a332ad | 468 | .map_io = mx31_3ds_map_io, |
c5aa0ad0 | 469 | .init_irq = mx31_init_irq, |
1553a1ec | 470 | .init_machine = mxc_board_init, |
11a332ad | 471 | .timer = &mx31_3ds_timer, |
1553a1ec | 472 | MACHINE_END |