Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
3b59b6be | 2 | * linux/arch/arm/mach-omap1/time.c |
1da177e4 LT |
3 | * |
4 | * OMAP Timers | |
5 | * | |
6 | * Copyright (C) 2004 Nokia Corporation | |
b3402cf5 | 7 | * Partial timer rewrite and additional dynamic tick timer support by |
1da177e4 LT |
8 | * Tony Lindgen <tony@atomide.com> and |
9 | * Tuukka Tikkanen <tuukka.tikkanen@elektrobit.com> | |
10 | * | |
11 | * MPU timer code based on the older MPU timer code for OMAP | |
12 | * Copyright (C) 2000 RidgeRun, Inc. | |
13 | * Author: Greg Lonnon <glonnon@ridgerun.com> | |
14 | * | |
15 | * This program is free software; you can redistribute it and/or modify it | |
16 | * under the terms of the GNU General Public License as published by the | |
17 | * Free Software Foundation; either version 2 of the License, or (at your | |
18 | * option) any later version. | |
19 | * | |
20 | * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED | |
21 | * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF | |
22 | * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN | |
23 | * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, | |
24 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT | |
25 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF | |
26 | * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON | |
27 | * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT | |
28 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF | |
29 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
30 | * | |
31 | * You should have received a copy of the GNU General Public License along | |
32 | * with this program; if not, write to the Free Software Foundation, Inc., | |
33 | * 675 Mass Ave, Cambridge, MA 02139, USA. | |
34 | */ | |
35 | ||
1da177e4 LT |
36 | #include <linux/kernel.h> |
37 | #include <linux/init.h> | |
38 | #include <linux/delay.h> | |
39 | #include <linux/interrupt.h> | |
1da177e4 | 40 | #include <linux/spinlock.h> |
075192ae KH |
41 | #include <linux/clk.h> |
42 | #include <linux/err.h> | |
43 | #include <linux/clocksource.h> | |
44 | #include <linux/clockchips.h> | |
fced80c7 | 45 | #include <linux/io.h> |
1da177e4 LT |
46 | |
47 | #include <asm/system.h> | |
a09e64fb | 48 | #include <mach/hardware.h> |
1da177e4 LT |
49 | #include <asm/leds.h> |
50 | #include <asm/irq.h> | |
f376ea17 TL |
51 | #include <asm/sched_clock.h> |
52 | ||
1da177e4 LT |
53 | #include <asm/mach/irq.h> |
54 | #include <asm/mach/time.h> | |
55 | ||
4e65331c | 56 | #include "common.h" |
1da177e4 | 57 | |
05b5ca9b TL |
58 | #ifdef CONFIG_OMAP_MPU_TIMER |
59 | ||
1da177e4 LT |
60 | #define OMAP_MPU_TIMER_BASE OMAP_MPU_TIMER1_BASE |
61 | #define OMAP_MPU_TIMER_OFFSET 0x100 | |
62 | ||
1da177e4 LT |
63 | typedef struct { |
64 | u32 cntl; /* CNTL_TIMER, R/W */ | |
65 | u32 load_tim; /* LOAD_TIM, W */ | |
66 | u32 read_tim; /* READ_TIM, R */ | |
67 | } omap_mpu_timer_regs_t; | |
68 | ||
94113260 | 69 | #define omap_mpu_timer_base(n) \ |
111c7751 | 70 | ((omap_mpu_timer_regs_t __iomem *)OMAP1_IO_ADDRESS(OMAP_MPU_TIMER_BASE + \ |
1da177e4 LT |
71 | (n)*OMAP_MPU_TIMER_OFFSET)) |
72 | ||
f376ea17 | 73 | static inline unsigned long notrace omap_mpu_timer_read(int nr) |
1da177e4 | 74 | { |
111c7751 RK |
75 | omap_mpu_timer_regs_t __iomem *timer = omap_mpu_timer_base(nr); |
76 | return readl(&timer->read_tim); | |
1da177e4 LT |
77 | } |
78 | ||
075192ae | 79 | static inline void omap_mpu_set_autoreset(int nr) |
1da177e4 | 80 | { |
111c7751 | 81 | omap_mpu_timer_regs_t __iomem *timer = omap_mpu_timer_base(nr); |
1da177e4 | 82 | |
111c7751 | 83 | writel(readl(&timer->cntl) | MPU_TIMER_AR, &timer->cntl); |
1da177e4 LT |
84 | } |
85 | ||
075192ae | 86 | static inline void omap_mpu_remove_autoreset(int nr) |
1da177e4 | 87 | { |
111c7751 | 88 | omap_mpu_timer_regs_t __iomem *timer = omap_mpu_timer_base(nr); |
1da177e4 | 89 | |
111c7751 | 90 | writel(readl(&timer->cntl) & ~MPU_TIMER_AR, &timer->cntl); |
1da177e4 LT |
91 | } |
92 | ||
075192ae KH |
93 | static inline void omap_mpu_timer_start(int nr, unsigned long load_val, |
94 | int autoreset) | |
95 | { | |
111c7751 RK |
96 | omap_mpu_timer_regs_t __iomem *timer = omap_mpu_timer_base(nr); |
97 | unsigned int timerflags = MPU_TIMER_CLOCK_ENABLE | MPU_TIMER_ST; | |
075192ae | 98 | |
111c7751 RK |
99 | if (autoreset) |
100 | timerflags |= MPU_TIMER_AR; | |
075192ae | 101 | |
111c7751 | 102 | writel(MPU_TIMER_CLOCK_ENABLE, &timer->cntl); |
075192ae | 103 | udelay(1); |
111c7751 | 104 | writel(load_val, &timer->load_tim); |
075192ae | 105 | udelay(1); |
111c7751 | 106 | writel(timerflags, &timer->cntl); |
075192ae | 107 | } |
1da177e4 | 108 | |
06cad098 KH |
109 | static inline void omap_mpu_timer_stop(int nr) |
110 | { | |
111c7751 | 111 | omap_mpu_timer_regs_t __iomem *timer = omap_mpu_timer_base(nr); |
06cad098 | 112 | |
111c7751 | 113 | writel(readl(&timer->cntl) & ~MPU_TIMER_ST, &timer->cntl); |
06cad098 KH |
114 | } |
115 | ||
1da177e4 | 116 | /* |
075192ae KH |
117 | * --------------------------------------------------------------------------- |
118 | * MPU timer 1 ... count down to zero, interrupt, reload | |
119 | * --------------------------------------------------------------------------- | |
1da177e4 | 120 | */ |
075192ae | 121 | static int omap_mpu_set_next_event(unsigned long cycles, |
06cad098 | 122 | struct clock_event_device *evt) |
1da177e4 | 123 | { |
075192ae KH |
124 | omap_mpu_timer_start(0, cycles, 0); |
125 | return 0; | |
126 | } | |
1da177e4 | 127 | |
075192ae KH |
128 | static void omap_mpu_set_mode(enum clock_event_mode mode, |
129 | struct clock_event_device *evt) | |
130 | { | |
131 | switch (mode) { | |
132 | case CLOCK_EVT_MODE_PERIODIC: | |
133 | omap_mpu_set_autoreset(0); | |
134 | break; | |
135 | case CLOCK_EVT_MODE_ONESHOT: | |
06cad098 | 136 | omap_mpu_timer_stop(0); |
075192ae KH |
137 | omap_mpu_remove_autoreset(0); |
138 | break; | |
139 | case CLOCK_EVT_MODE_UNUSED: | |
140 | case CLOCK_EVT_MODE_SHUTDOWN: | |
18de5bc4 | 141 | case CLOCK_EVT_MODE_RESUME: |
075192ae KH |
142 | break; |
143 | } | |
1da177e4 LT |
144 | } |
145 | ||
075192ae KH |
146 | static struct clock_event_device clockevent_mpu_timer1 = { |
147 | .name = "mpu_timer1", | |
c6b349ed | 148 | .features = CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT, |
075192ae KH |
149 | .shift = 32, |
150 | .set_next_event = omap_mpu_set_next_event, | |
151 | .set_mode = omap_mpu_set_mode, | |
152 | }; | |
153 | ||
154 | static irqreturn_t omap_mpu_timer1_interrupt(int irq, void *dev_id) | |
1da177e4 | 155 | { |
075192ae | 156 | struct clock_event_device *evt = &clockevent_mpu_timer1; |
1da177e4 | 157 | |
075192ae | 158 | evt->event_handler(evt); |
1da177e4 LT |
159 | |
160 | return IRQ_HANDLED; | |
161 | } | |
162 | ||
075192ae KH |
163 | static struct irqaction omap_mpu_timer1_irq = { |
164 | .name = "mpu_timer1", | |
b30fabad | 165 | .flags = IRQF_DISABLED | IRQF_TIMER | IRQF_IRQPOLL, |
075192ae | 166 | .handler = omap_mpu_timer1_interrupt, |
1da177e4 LT |
167 | }; |
168 | ||
075192ae KH |
169 | static __init void omap_init_mpu_timer(unsigned long rate) |
170 | { | |
075192ae KH |
171 | setup_irq(INT_TIMER1, &omap_mpu_timer1_irq); |
172 | omap_mpu_timer_start(0, (rate / HZ) - 1, 1); | |
173 | ||
174 | clockevent_mpu_timer1.mult = div_sc(rate, NSEC_PER_SEC, | |
175 | clockevent_mpu_timer1.shift); | |
176 | clockevent_mpu_timer1.max_delta_ns = | |
177 | clockevent_delta2ns(-1, &clockevent_mpu_timer1); | |
178 | clockevent_mpu_timer1.min_delta_ns = | |
179 | clockevent_delta2ns(1, &clockevent_mpu_timer1); | |
180 | ||
320ab2b0 | 181 | clockevent_mpu_timer1.cpumask = cpumask_of(0); |
075192ae KH |
182 | clockevents_register_device(&clockevent_mpu_timer1); |
183 | } | |
184 | ||
185 | ||
186 | /* | |
187 | * --------------------------------------------------------------------------- | |
188 | * MPU timer 2 ... free running 32-bit clock source and scheduler clock | |
189 | * --------------------------------------------------------------------------- | |
190 | */ | |
191 | ||
2f0778af | 192 | static u32 notrace omap_mpu_read_sched_clock(void) |
f376ea17 | 193 | { |
2f0778af | 194 | return ~omap_mpu_timer_read(1); |
f376ea17 TL |
195 | } |
196 | ||
075192ae KH |
197 | static void __init omap_init_clocksource(unsigned long rate) |
198 | { | |
933e54a5 | 199 | omap_mpu_timer_regs_t __iomem *timer = omap_mpu_timer_base(1); |
075192ae KH |
200 | static char err[] __initdata = KERN_ERR |
201 | "%s: can't register clocksource!\n"; | |
202 | ||
075192ae | 203 | omap_mpu_timer_start(1, ~0, 1); |
2f0778af | 204 | setup_sched_clock(omap_mpu_read_sched_clock, 32, rate); |
075192ae | 205 | |
933e54a5 RK |
206 | if (clocksource_mmio_init(&timer->read_tim, "mpu_timer2", rate, |
207 | 300, 32, clocksource_mmio_readl_down)) | |
208 | printk(err, "mpu_timer2"); | |
1da177e4 LT |
209 | } |
210 | ||
05b5ca9b | 211 | static void __init omap_mpu_timer_init(void) |
1da177e4 | 212 | { |
075192ae KH |
213 | struct clk *ck_ref = clk_get(NULL, "ck_ref"); |
214 | unsigned long rate; | |
215 | ||
216 | BUG_ON(IS_ERR(ck_ref)); | |
217 | ||
218 | rate = clk_get_rate(ck_ref); | |
219 | clk_put(ck_ref); | |
220 | ||
221 | /* PTV = 0 */ | |
222 | rate /= 2; | |
223 | ||
224 | omap_init_mpu_timer(rate); | |
225 | omap_init_clocksource(rate); | |
05b5ca9b TL |
226 | } |
227 | ||
228 | #else | |
229 | static inline void omap_mpu_timer_init(void) | |
230 | { | |
231 | pr_err("Bogus timer, should not happen\n"); | |
232 | } | |
233 | #endif /* CONFIG_OMAP_MPU_TIMER */ | |
234 | ||
235 | static inline int omap_32k_timer_usable(void) | |
236 | { | |
237 | int res = false; | |
238 | ||
239 | if (cpu_is_omap730() || cpu_is_omap15xx()) | |
240 | return res; | |
241 | ||
242 | #ifdef CONFIG_OMAP_32K_TIMER | |
243 | res = omap_32k_timer_init(); | |
244 | #endif | |
245 | ||
246 | return res; | |
247 | } | |
248 | ||
249 | /* | |
250 | * --------------------------------------------------------------------------- | |
251 | * Timer initialization | |
252 | * --------------------------------------------------------------------------- | |
253 | */ | |
e74984e4 | 254 | static void __init omap1_timer_init(void) |
05b5ca9b | 255 | { |
2f0778af | 256 | if (!omap_32k_timer_usable()) |
05b5ca9b | 257 | omap_mpu_timer_init(); |
1da177e4 LT |
258 | } |
259 | ||
e74984e4 TL |
260 | struct sys_timer omap1_timer = { |
261 | .init = omap1_timer_init, | |
1da177e4 | 262 | }; |