Commit | Line | Data |
---|---|---|
02e19a96 PW |
1 | /* |
2 | * OMAP3-specific clock framework functions | |
3 | * | |
542313cc | 4 | * Copyright (C) 2007-2008 Texas Instruments, Inc. |
da4d2904 | 5 | * Copyright (C) 2007-2010 Nokia Corporation |
02e19a96 | 6 | * |
da4d2904 PW |
7 | * Paul Walmsley |
8 | * Jouni Högander | |
02e19a96 PW |
9 | * |
10 | * Parts of this code are based on code written by | |
11 | * Richard Woodruff, Tony Lindgren, Tuukka Tikkanen, Karthik Dasu | |
12 | * | |
13 | * This program is free software; you can redistribute it and/or modify | |
14 | * it under the terms of the GNU General Public License version 2 as | |
15 | * published by the Free Software Foundation. | |
16 | */ | |
17 | #undef DEBUG | |
18 | ||
02e19a96 | 19 | #include <linux/kernel.h> |
02e19a96 PW |
20 | #include <linux/errno.h> |
21 | #include <linux/delay.h> | |
22 | #include <linux/clk.h> | |
23 | #include <linux/io.h> | |
24 | ||
ce491cf8 TL |
25 | #include <plat/cpu.h> |
26 | #include <plat/clock.h> | |
02e19a96 | 27 | |
02e19a96 | 28 | #include "clock.h" |
82e9bd58 | 29 | #include "clock34xx.h" |
02e19a96 PW |
30 | #include "prm.h" |
31 | #include "prm-regbits-34xx.h" | |
32 | #include "cm.h" | |
33 | #include "cm-regbits-34xx.h" | |
34 | ||
7a66a39b RN |
35 | /* |
36 | * DPLL5_FREQ_FOR_USBHOST: USBHOST and USBTLL are the only clocks | |
37 | * that are sourced by DPLL5, and both of these require this clock | |
38 | * to be at 120 MHz for proper operation. | |
39 | */ | |
40 | #define DPLL5_FREQ_FOR_USBHOST 120000000 | |
41 | ||
82e9bd58 PW |
42 | /* needed by omap3_core_dpll_m2_set_rate() */ |
43 | struct clk *sdrc_ick_p, *arm_fck_p; | |
44 | ||
3c82e229 PW |
45 | /** |
46 | * omap3430es2_clk_ssi_find_idlest - return CM_IDLEST info for SSI | |
47 | * @clk: struct clk * being enabled | |
48 | * @idlest_reg: void __iomem ** to store CM_IDLEST reg address into | |
49 | * @idlest_bit: pointer to a u8 to store the CM_IDLEST bit shift into | |
50 | * | |
51 | * The OMAP3430ES2 SSI target CM_IDLEST bit is at a different shift | |
52 | * from the CM_{I,F}CLKEN bit. Pass back the correct info via | |
53 | * @idlest_reg and @idlest_bit. No return value. | |
54 | */ | |
55 | static void omap3430es2_clk_ssi_find_idlest(struct clk *clk, | |
56 | void __iomem **idlest_reg, | |
57 | u8 *idlest_bit) | |
58 | { | |
59 | u32 r; | |
60 | ||
61 | r = (((__force u32)clk->enable_reg & ~0xf0) | 0x20); | |
62 | *idlest_reg = (__force void __iomem *)r; | |
63 | *idlest_bit = OMAP3430ES2_ST_SSI_IDLE_SHIFT; | |
64 | } | |
65 | ||
82e9bd58 PW |
66 | const struct clkops clkops_omap3430es2_ssi_wait = { |
67 | .enable = omap2_dflt_clk_enable, | |
68 | .disable = omap2_dflt_clk_disable, | |
69 | .find_idlest = omap3430es2_clk_ssi_find_idlest, | |
70 | .find_companion = omap2_clk_dflt_find_companion, | |
71 | }; | |
72 | ||
3c82e229 PW |
73 | /** |
74 | * omap3430es2_clk_dss_usbhost_find_idlest - CM_IDLEST info for DSS, USBHOST | |
75 | * @clk: struct clk * being enabled | |
76 | * @idlest_reg: void __iomem ** to store CM_IDLEST reg address into | |
77 | * @idlest_bit: pointer to a u8 to store the CM_IDLEST bit shift into | |
78 | * | |
79 | * Some OMAP modules on OMAP3 ES2+ chips have both initiator and | |
80 | * target IDLEST bits. For our purposes, we are concerned with the | |
81 | * target IDLEST bits, which exist at a different bit position than | |
82 | * the *CLKEN bit position for these modules (DSS and USBHOST) (The | |
83 | * default find_idlest code assumes that they are at the same | |
84 | * position.) No return value. | |
85 | */ | |
86 | static void omap3430es2_clk_dss_usbhost_find_idlest(struct clk *clk, | |
87 | void __iomem **idlest_reg, | |
88 | u8 *idlest_bit) | |
89 | { | |
90 | u32 r; | |
91 | ||
92 | r = (((__force u32)clk->enable_reg & ~0xf0) | 0x20); | |
93 | *idlest_reg = (__force void __iomem *)r; | |
94 | /* USBHOST_IDLE has same shift */ | |
95 | *idlest_bit = OMAP3430ES2_ST_DSS_IDLE_SHIFT; | |
96 | } | |
97 | ||
82e9bd58 PW |
98 | const struct clkops clkops_omap3430es2_dss_usbhost_wait = { |
99 | .enable = omap2_dflt_clk_enable, | |
100 | .disable = omap2_dflt_clk_disable, | |
101 | .find_idlest = omap3430es2_clk_dss_usbhost_find_idlest, | |
102 | .find_companion = omap2_clk_dflt_find_companion, | |
103 | }; | |
104 | ||
3c82e229 PW |
105 | /** |
106 | * omap3430es2_clk_hsotgusb_find_idlest - return CM_IDLEST info for HSOTGUSB | |
107 | * @clk: struct clk * being enabled | |
108 | * @idlest_reg: void __iomem ** to store CM_IDLEST reg address into | |
109 | * @idlest_bit: pointer to a u8 to store the CM_IDLEST bit shift into | |
110 | * | |
111 | * The OMAP3430ES2 HSOTGUSB target CM_IDLEST bit is at a different | |
112 | * shift from the CM_{I,F}CLKEN bit. Pass back the correct info via | |
113 | * @idlest_reg and @idlest_bit. No return value. | |
114 | */ | |
115 | static void omap3430es2_clk_hsotgusb_find_idlest(struct clk *clk, | |
116 | void __iomem **idlest_reg, | |
117 | u8 *idlest_bit) | |
118 | { | |
119 | u32 r; | |
120 | ||
121 | r = (((__force u32)clk->enable_reg & ~0xf0) | 0x20); | |
122 | *idlest_reg = (__force void __iomem *)r; | |
123 | *idlest_bit = OMAP3430ES2_ST_HSOTGUSB_IDLE_SHIFT; | |
124 | } | |
125 | ||
82e9bd58 PW |
126 | const struct clkops clkops_omap3430es2_hsotgusb_wait = { |
127 | .enable = omap2_dflt_clk_enable, | |
128 | .disable = omap2_dflt_clk_disable, | |
129 | .find_idlest = omap3430es2_clk_hsotgusb_find_idlest, | |
130 | .find_companion = omap2_clk_dflt_find_companion, | |
131 | }; | |
132 | ||
4751227d | 133 | const struct clkops omap3_clkops_noncore_dpll_ops = { |
82e9bd58 PW |
134 | .enable = omap3_noncore_dpll_enable, |
135 | .disable = omap3_noncore_dpll_disable, | |
136 | }; | |
16c90f02 | 137 | |
82e9bd58 | 138 | int omap3_dpll4_set_rate(struct clk *clk, unsigned long rate) |
16c90f02 PW |
139 | { |
140 | /* | |
141 | * According to the 12-5 CDP code from TI, "Limitation 2.5" | |
142 | * on 3430ES1 prevents us from changing DPLL multipliers or dividers | |
143 | * on DPLL4. | |
144 | */ | |
145 | if (omap_rev() == OMAP3430_REV_ES1_0) { | |
146 | printk(KERN_ERR "clock: DPLL4 cannot change rate due to " | |
147 | "silicon 'Limitation 2.5' on 3430ES1.\n"); | |
148 | return -EINVAL; | |
149 | } | |
150 | return omap3_noncore_dpll_set_rate(clk, rate); | |
151 | } | |
152 | ||
e80a9729 | 153 | void __init omap3_clk_lock_dpll5(void) |
7a66a39b RN |
154 | { |
155 | struct clk *dpll5_clk; | |
156 | struct clk *dpll5_m2_clk; | |
157 | ||
158 | dpll5_clk = clk_get(NULL, "dpll5_ck"); | |
159 | clk_set_rate(dpll5_clk, DPLL5_FREQ_FOR_USBHOST); | |
160 | clk_enable(dpll5_clk); | |
161 | ||
162 | /* Enable autoidle to allow it to enter low power bypass */ | |
163 | omap3_dpll_allow_idle(dpll5_clk); | |
164 | ||
165 | /* Program dpll5_m2_clk divider for no division */ | |
166 | dpll5_m2_clk = clk_get(NULL, "dpll5_m2_ck"); | |
167 | clk_enable(dpll5_m2_clk); | |
168 | clk_set_rate(dpll5_m2_clk, DPLL5_FREQ_FOR_USBHOST); | |
169 | ||
170 | clk_disable(dpll5_m2_clk); | |
171 | clk_disable(dpll5_clk); | |
172 | return; | |
173 | } | |
174 | ||
feec1277 PW |
175 | /* Common clock code */ |
176 | ||
02e19a96 PW |
177 | /* REVISIT: Move this init stuff out into clock.c */ |
178 | ||
179 | /* | |
180 | * Switch the MPU rate if specified on cmdline. | |
181 | * We cannot do this early until cmdline is parsed. | |
182 | */ | |
4680c29f | 183 | static int __init omap3xxx_clk_arch_init(void) |
02e19a96 | 184 | { |
82e9bd58 PW |
185 | struct clk *osc_sys_ck, *dpll1_ck, *arm_fck, *core_ck; |
186 | unsigned long osc_sys_rate; | |
187 | ||
4680c29f PW |
188 | if (!cpu_is_omap34xx()) |
189 | return 0; | |
190 | ||
02e19a96 PW |
191 | if (!mpurate) |
192 | return -EINVAL; | |
193 | ||
82e9bd58 PW |
194 | /* XXX test these for success */ |
195 | dpll1_ck = clk_get(NULL, "dpll1_ck"); | |
196 | arm_fck = clk_get(NULL, "arm_fck"); | |
197 | core_ck = clk_get(NULL, "core_ck"); | |
198 | osc_sys_ck = clk_get(NULL, "osc_sys_ck"); | |
199 | ||
02e19a96 | 200 | /* REVISIT: not yet ready for 343x */ |
82e9bd58 | 201 | if (clk_set_rate(dpll1_ck, mpurate)) |
11b66383 | 202 | printk(KERN_ERR "*** Unable to set MPU rate\n"); |
02e19a96 PW |
203 | |
204 | recalculate_root_clocks(); | |
205 | ||
82e9bd58 PW |
206 | osc_sys_rate = clk_get_rate(osc_sys_ck); |
207 | ||
208 | pr_info("Switched to new clocking rate (Crystal/Core/MPU): " | |
209 | "%ld.%01ld/%ld/%ld MHz\n", | |
210 | (osc_sys_rate / 1000000), | |
211 | ((osc_sys_rate / 100000) % 10), | |
212 | (clk_get_rate(core_ck) / 1000000), | |
213 | (clk_get_rate(arm_fck) / 1000000)); | |
11b66383 SP |
214 | |
215 | calibrate_delay(); | |
02e19a96 PW |
216 | |
217 | return 0; | |
218 | } | |
4680c29f | 219 | arch_initcall(omap3xxx_clk_arch_init); |
02e19a96 | 220 | |
02e19a96 | 221 |