Linux 3.3-rc1
[deliverable/linux.git] / arch / arm / mach-omap2 / cminst44xx.h
CommitLineData
2ace831f
PW
1/*
2 * OMAP4 Clock Management (CM) function prototypes
3 *
4 * Copyright (C) 2010 Nokia Corporation
5 * Paul Walmsley
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 */
11#ifndef __ARCH_ASM_MACH_OMAP2_CMINST44XX_H
12#define __ARCH_ASM_MACH_OMAP2_CMINST44XX_H
13
bd2122ca
PW
14extern bool omap4_cminst_is_clkdm_in_hwsup(u8 part, s16 inst, u16 cdoffs);
15extern void omap4_cminst_clkdm_enable_hwsup(u8 part, s16 inst, u16 cdoffs);
16extern void omap4_cminst_clkdm_disable_hwsup(u8 part, s16 inst, u16 cdoffs);
17extern void omap4_cminst_clkdm_force_sleep(u8 part, s16 inst, u16 cdoffs);
18extern void omap4_cminst_clkdm_force_wakeup(u8 part, s16 inst, u16 cdoffs);
19
d0f0631d 20extern int omap4_cminst_wait_module_ready(u8 part, u16 inst, s16 cdoffs, u16 clkctrl_offs);
c9a48c2a
PW
21
22# ifdef CONFIG_ARCH_OMAP4
23extern int omap4_cminst_wait_module_idle(u8 part, u16 inst, s16 cdoffs,
24 u16 clkctrl_offs);
d0f0631d 25
288d6a16
BC
26extern void omap4_cminst_module_enable(u8 mode, u8 part, u16 inst, s16 cdoffs,
27 u16 clkctrl_offs);
28extern void omap4_cminst_module_disable(u8 part, u16 inst, s16 cdoffs,
29 u16 clkctrl_offs);
30
c9a48c2a
PW
31# else
32
33static inline int omap4_cminst_wait_module_idle(u8 part, u16 inst, s16 cdoffs,
34 u16 clkctrl_offs)
35{
36 return 0;
37}
38
39static inline void omap4_cminst_module_enable(u8 mode, u8 part, u16 inst,
40 s16 cdoffs, u16 clkctrl_offs)
41{
42}
43
44static inline void omap4_cminst_module_disable(u8 part, u16 inst, s16 cdoffs,
45 u16 clkctrl_offs)
46{
47}
48
49# endif
50
2ace831f
PW
51/*
52 * In an ideal world, we would not export these low-level functions,
53 * but this will probably take some time to fix properly
54 */
55extern u32 omap4_cminst_read_inst_reg(u8 part, s16 inst, u16 idx);
56extern void omap4_cminst_write_inst_reg(u32 val, u8 part, s16 inst, u16 idx);
57extern u32 omap4_cminst_rmw_inst_reg_bits(u32 mask, u32 bits, u8 part,
58 s16 inst, s16 idx);
04eb7773
RN
59extern u32 omap4_cminst_set_inst_reg_bits(u32 bits, u8 part, s16 inst,
60 s16 idx);
61extern u32 omap4_cminst_clear_inst_reg_bits(u32 bits, u8 part, s16 inst,
62 s16 idx);
63extern u32 omap4_cminst_read_inst_reg_bits(u8 part, u16 inst, s16 idx,
64 u32 mask);
2ace831f 65
2ace831f 66#endif
This page took 0.097436 seconds and 5 git commands to generate.