Commit | Line | Data |
---|---|---|
9717100f PW |
1 | /* |
2 | * OMAP2/3 common powerdomain definitions | |
3 | * | |
8179488a | 4 | * Copyright (C) 2007-2008, 2011 Texas Instruments, Inc. |
cad7a34b | 5 | * Copyright (C) 2007-2011 Nokia Corporation |
9717100f | 6 | * |
6e01478a | 7 | * Paul Walmsley, Jouni Högander |
9717100f PW |
8 | * |
9 | * This program is free software; you can redistribute it and/or modify | |
10 | * it under the terms of the GNU General Public License version 2 as | |
11 | * published by the Free Software Foundation. | |
12 | */ | |
13 | ||
9717100f PW |
14 | /* |
15 | * The names for the DSP/IVA2 powerdomains are confusing. | |
16 | * | |
17 | * Most OMAP chips have an on-board DSP. | |
18 | * | |
19 | * On the 2420, this is a 'C55 DSP called, simply, the DSP. Its | |
20 | * powerdomain is called the "DSP power domain." On the 2430, the | |
55ed9694 PW |
21 | * on-board DSP is a 'C64 DSP, now called (along with its hardware |
22 | * accelerators) the IVA2 or IVA2.1. Its powerdomain is still called | |
23 | * the "DSP power domain." On the 3430, the DSP is a 'C64 DSP like the | |
24 | * 2430, also known as the IVA2; but its powerdomain is now called the | |
25 | * "IVA2 power domain." | |
9717100f PW |
26 | * |
27 | * The 2420 also has something called the IVA, which is a separate ARM | |
28 | * core, and has nothing to do with the DSP/IVA2. | |
29 | * | |
30 | * Ideally the DSP/IVA2 could just be the same powerdomain, but the PRCM | |
31 | * address offset is different between the C55 and C64 DSPs. | |
9717100f PW |
32 | */ |
33 | ||
72e06d08 | 34 | #include "powerdomain.h" |
9717100f PW |
35 | |
36 | #include "prcm-common.h" | |
37 | #include "prm.h" | |
6e01478a | 38 | |
55ed9694 | 39 | /* OMAP2/3-common powerdomains */ |
9717100f | 40 | |
9717100f PW |
41 | /* |
42 | * The GFX powerdomain is not present on 3430ES2, but currently we do not | |
43 | * have a macro to filter it out at compile-time. | |
44 | */ | |
6e01478a | 45 | struct powerdomain gfx_omap2_pwrdm = { |
9717100f PW |
46 | .name = "gfx_pwrdm", |
47 | .prcm_offs = GFX_MOD, | |
9717100f | 48 | .pwrsts = PWRSTS_OFF_RET_ON, |
4cb49fec | 49 | .pwrsts_logic_ret = PWRSTS_RET, |
9717100f PW |
50 | .banks = 1, |
51 | .pwrsts_mem_ret = { | |
4cb49fec | 52 | [0] = PWRSTS_RET, /* MEMRETSTATE */ |
9717100f PW |
53 | }, |
54 | .pwrsts_mem_on = { | |
4cb49fec | 55 | [0] = PWRSTS_ON, /* MEMONSTATE */ |
9717100f | 56 | }, |
562e54d1 | 57 | .voltdm = { .name = "core" }, |
9717100f PW |
58 | }; |
59 | ||
6e01478a | 60 | struct powerdomain wkup_omap2_pwrdm = { |
9717100f PW |
61 | .name = "wkup_pwrdm", |
62 | .prcm_offs = WKUP_MOD, | |
cad7a34b | 63 | .pwrsts = PWRSTS_ON, |
562e54d1 | 64 | .voltdm = { .name = "wakeup" }, |
9717100f | 65 | }; |