Commit | Line | Data |
---|---|---|
c0718df4 PW |
1 | /* |
2 | * OMAP3/4 Voltage Controller (VC) structure and macro definitions | |
3 | * | |
4 | * Copyright (C) 2007, 2010 Texas Instruments, Inc. | |
5 | * Rajendra Nayak <rnayak@ti.com> | |
6 | * Lesly A M <x0080970@ti.com> | |
7 | * Thara Gopinath <thara@ti.com> | |
8 | * | |
9 | * Copyright (C) 2008, 2011 Nokia Corporation | |
10 | * Kalle Jokiniemi | |
11 | * Paul Walmsley | |
12 | * | |
13 | * This program is free software; you can redistribute it and/or | |
14 | * modify it under the terms of the GNU General Public License version | |
15 | * 2 as published by the Free Software Foundation. | |
16 | */ | |
17 | #ifndef __ARCH_ARM_MACH_OMAP2_VC_H | |
18 | #define __ARCH_ARM_MACH_OMAP2_VC_H | |
19 | ||
20 | #include <linux/kernel.h> | |
21 | ||
ccd5ca77 KH |
22 | struct voltagedomain; |
23 | ||
c0718df4 | 24 | /** |
d84adcf4 | 25 | * struct omap_vc_common - per-VC register/bitfield data |
c0718df4 PW |
26 | * @cmd_on_mask: ON bitmask in PRM_VC_CMD_VAL* register |
27 | * @valid: VALID bitmask in PRM_VC_BYPASS_VAL register | |
c0718df4 PW |
28 | * @bypass_val_reg: Offset of PRM_VC_BYPASS_VAL reg from PRM start |
29 | * @data_shift: DATA field shift in PRM_VC_BYPASS_VAL register | |
30 | * @slaveaddr_shift: SLAVEADDR field shift in PRM_VC_BYPASS_VAL register | |
31 | * @regaddr_shift: REGADDR field shift in PRM_VC_BYPASS_VAL register | |
32 | * @cmd_on_shift: ON field shift in PRM_VC_CMD_VAL_* register | |
33 | * @cmd_onlp_shift: ONLP field shift in PRM_VC_CMD_VAL_* register | |
34 | * @cmd_ret_shift: RET field shift in PRM_VC_CMD_VAL_* register | |
35 | * @cmd_off_shift: OFF field shift in PRM_VC_CMD_VAL_* register | |
f5395480 KH |
36 | * @i2c_cfg_reg: I2C configuration register offset |
37 | * @i2c_cfg_hsen_mask: high-speed mode bit field mask in I2C config register | |
38 | * @i2c_mcode_mask: MCODE field mask for I2C config register | |
c0718df4 PW |
39 | * |
40 | * XXX One of cmd_on_mask and cmd_on_shift are not needed | |
41 | * XXX VALID should probably be a shift, not a mask | |
42 | */ | |
d84adcf4 | 43 | struct omap_vc_common { |
c0718df4 PW |
44 | u32 cmd_on_mask; |
45 | u32 valid; | |
c0718df4 PW |
46 | u8 bypass_val_reg; |
47 | u8 data_shift; | |
48 | u8 slaveaddr_shift; | |
49 | u8 regaddr_shift; | |
50 | u8 cmd_on_shift; | |
51 | u8 cmd_onlp_shift; | |
52 | u8 cmd_ret_shift; | |
53 | u8 cmd_off_shift; | |
f5395480 KH |
54 | u8 i2c_cfg_reg; |
55 | u8 i2c_cfg_hsen_mask; | |
56 | u8 i2c_mcode_mask; | |
c0718df4 PW |
57 | }; |
58 | ||
24d3194a KH |
59 | /* omap_vc_channel.flags values */ |
60 | #define OMAP_VC_CHANNEL_DEFAULT BIT(0) | |
8abc0b58 | 61 | #define OMAP_VC_CHANNEL_CFG_MUTANT BIT(1) |
24d3194a | 62 | |
c0718df4 | 63 | /** |
d84adcf4 | 64 | * struct omap_vc_channel - VC per-instance data |
ba112a4e | 65 | * @i2c_slave_addr: I2C slave address of PMIC for this VC channel |
e4e021c5 KH |
66 | * @volt_reg_addr: voltage configuration register address |
67 | * @cmd_reg_addr: command configuration register address | |
5892bb1f | 68 | * @setup_time: setup time (in sys_clk cycles) of regulator for this channel |
ce8ebe0d | 69 | * @cfg_channel: current value of VC channel configuration register |
f5395480 | 70 | * @i2c_high_speed: whether or not to use I2C high-speed mode |
ce8ebe0d | 71 | * |
d84adcf4 | 72 | * @common: pointer to VC common data for this platform |
ba112a4e | 73 | * @smps_sa_mask: i2c slave address bitmask in the PRM_VC_SMPS_SA register |
c0718df4 | 74 | * @smps_volra_mask: VOLRA* bitmask in the PRM_VC_VOL_RA register |
e4e021c5 KH |
75 | * @smps_cmdra_mask: CMDRA* bitmask in the PRM_VC_CMD_RA register |
76 | * @cmdval_reg: register for on/ret/off voltage level values for this channel | |
5876c940 KH |
77 | * @smps_sa_reg: Offset of PRM_VC_SMPS_SA reg from PRM start |
78 | * @smps_volra_reg: Offset of PRM_VC_SMPS_VOL_RA reg from PRM start | |
79 | * @smps_cmdra_reg: Offset of PRM_VC_SMPS_CMD_RA reg from PRM start | |
80 | * @cfg_channel_reg: VC channel configuration register | |
ce8ebe0d | 81 | * @cfg_channel_sa_shift: bit shift for slave address cfg_channel register |
24d3194a | 82 | * @flags: VC channel-specific flags (optional) |
c0718df4 | 83 | */ |
d84adcf4 | 84 | struct omap_vc_channel { |
ba112a4e KH |
85 | /* channel state */ |
86 | u16 i2c_slave_addr; | |
e4e021c5 KH |
87 | u16 volt_reg_addr; |
88 | u16 cmd_reg_addr; | |
5892bb1f | 89 | u16 setup_time; |
24d3194a | 90 | u8 cfg_channel; |
f5395480 | 91 | bool i2c_high_speed; |
ba112a4e KH |
92 | |
93 | /* register access data */ | |
d84adcf4 | 94 | const struct omap_vc_common *common; |
c0718df4 PW |
95 | u32 smps_sa_mask; |
96 | u32 smps_volra_mask; | |
e4e021c5 | 97 | u32 smps_cmdra_mask; |
c0718df4 | 98 | u8 cmdval_reg; |
5876c940 KH |
99 | u8 smps_sa_reg; |
100 | u8 smps_volra_reg; | |
101 | u8 smps_cmdra_reg; | |
102 | u8 cfg_channel_reg; | |
24d3194a KH |
103 | u8 cfg_channel_sa_shift; |
104 | u8 flags; | |
c0718df4 PW |
105 | }; |
106 | ||
d84adcf4 KH |
107 | extern struct omap_vc_channel omap3_vc_mpu; |
108 | extern struct omap_vc_channel omap3_vc_core; | |
c0718df4 | 109 | |
d84adcf4 KH |
110 | extern struct omap_vc_channel omap4_vc_mpu; |
111 | extern struct omap_vc_channel omap4_vc_iva; | |
112 | extern struct omap_vc_channel omap4_vc_core; | |
c0718df4 | 113 | |
ccd5ca77 KH |
114 | void omap_vc_init_channel(struct voltagedomain *voltdm); |
115 | int omap_vc_pre_scale(struct voltagedomain *voltdm, | |
116 | unsigned long target_volt, | |
117 | u8 *target_vsel, u8 *current_vsel); | |
118 | void omap_vc_post_scale(struct voltagedomain *voltdm, | |
119 | unsigned long target_volt, | |
120 | u8 target_vsel, u8 current_vsel); | |
d84adcf4 KH |
121 | int omap_vc_bypass_scale(struct voltagedomain *voltdm, |
122 | unsigned long target_volt); | |
ccd5ca77 | 123 | |
c0718df4 PW |
124 | #endif |
125 |