Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * linux/arch/arm/mach-pxa/generic.c | |
3 | * | |
4 | * Author: Nicolas Pitre | |
5 | * Created: Jun 15, 2001 | |
6 | * Copyright: MontaVista Software Inc. | |
7 | * | |
8 | * Code common to all PXA machines. | |
9 | * | |
10 | * This program is free software; you can redistribute it and/or modify | |
11 | * it under the terms of the GNU General Public License version 2 as | |
12 | * published by the Free Software Foundation. | |
13 | * | |
14 | * Since this file should be linked before any other machine specific file, | |
15 | * the __initcall() here will be executed first. This serves as default | |
16 | * initialization stuff for PXA machines which can be overridden later if | |
17 | * need be. | |
18 | */ | |
2f8163ba | 19 | #include <linux/gpio.h> |
1da177e4 LT |
20 | #include <linux/module.h> |
21 | #include <linux/kernel.h> | |
22 | #include <linux/init.h> | |
1da177e4 | 23 | |
a09e64fb | 24 | #include <mach/hardware.h> |
1da177e4 | 25 | #include <asm/system.h> |
1da177e4 | 26 | #include <asm/mach/map.h> |
6769717d | 27 | #include <asm/mach-types.h> |
1da177e4 | 28 | |
afd2fc02 | 29 | #include <mach/reset.h> |
ad68bb9f | 30 | #include <mach/smemc.h> |
a4553358 | 31 | #include <mach/pxa3xx-regs.h> |
1da177e4 LT |
32 | |
33 | #include "generic.h" | |
34 | ||
04fef228 EM |
35 | void clear_reset_status(unsigned int mask) |
36 | { | |
37 | if (cpu_is_pxa2xx()) | |
38 | pxa2xx_clear_reset_status(mask); | |
a4553358 HZ |
39 | else { |
40 | /* RESET_STATUS_* has a 1:1 mapping with ARSR */ | |
41 | ARSR = mask; | |
42 | } | |
04fef228 EM |
43 | } |
44 | ||
6769717d EM |
45 | unsigned long get_clock_tick_rate(void) |
46 | { | |
47 | unsigned long clock_tick_rate; | |
48 | ||
49 | if (cpu_is_pxa25x()) | |
50 | clock_tick_rate = 3686400; | |
51 | else if (machine_is_mainstone()) | |
52 | clock_tick_rate = 3249600; | |
53 | else | |
54 | clock_tick_rate = 3250000; | |
55 | ||
56 | return clock_tick_rate; | |
57 | } | |
58 | EXPORT_SYMBOL(get_clock_tick_rate); | |
59 | ||
15a40333 RK |
60 | /* |
61 | * Get the clock frequency as reflected by CCCR and the turbo flag. | |
62 | * We assume these values have been applied via a fcs. | |
63 | * If info is not 0 we also display the current settings. | |
64 | */ | |
65 | unsigned int get_clk_frequency_khz(int info) | |
66 | { | |
0ffcbfd5 | 67 | if (cpu_is_pxa25x()) |
15a40333 | 68 | return pxa25x_get_clk_frequency_khz(info); |
2c8086a5 | 69 | else if (cpu_is_pxa27x()) |
15a40333 | 70 | return pxa27x_get_clk_frequency_khz(info); |
ecf89b8a | 71 | return 0; |
15a40333 RK |
72 | } |
73 | EXPORT_SYMBOL(get_clk_frequency_khz); | |
74 | ||
1da177e4 LT |
75 | /* |
76 | * Intel PXA2xx internal register mapping. | |
77 | * | |
851982c1 MV |
78 | * Note: virtual 0xfffe0000-0xffffffff is reserved for the vector table |
79 | * and cache flush area. | |
1da177e4 | 80 | */ |
851982c1 | 81 | static struct map_desc common_io_desc[] __initdata = { |
6f9182eb DS |
82 | { /* Devs */ |
83 | .virtual = 0xf2000000, | |
84 | .pfn = __phys_to_pfn(0x40000000), | |
85 | .length = 0x02000000, | |
86 | .type = MT_DEVICE | |
6f9182eb DS |
87 | }, { /* UNCACHED_PHYS_0 */ |
88 | .virtual = 0xff000000, | |
89 | .pfn = __phys_to_pfn(0x00000000), | |
90 | .length = 0x00100000, | |
91 | .type = MT_DEVICE | |
92 | } | |
1da177e4 LT |
93 | }; |
94 | ||
95 | void __init pxa_map_io(void) | |
96 | { | |
851982c1 | 97 | iotable_init(ARRAY_AND_SIZE(common_io_desc)); |
1da177e4 | 98 | } |