[deliverable/linux.git] / arch / arm / mach-pxa / pxa25x.c

/*
 *  linux/arch/arm/mach-pxa/pxa25x.c
 *
 *  Author:	Nicolas Pitre
 *  Created:	Jun 15, 2001
 *  Copyright:	MontaVista Software Inc.
 *
 * Code specific to PXA21x/25x/26x variants.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * Since this file should be linked before any other machine specific file,
 * the __initcall() here will be executed first.  This serves as default
 * initialization stuff for PXA machines which can be overridden later if
 * need be.
 */
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/platform_device.h>
#include <linux/suspend.h>

#include <asm/hardware.h>
#include <asm/arch/irqs.h>
#include <asm/arch/pxa-regs.h>
#include <asm/arch/pm.h>
#include <asm/arch/dma.h>

#include "generic.h"
#include "devices.h"
#include "clock.h"

/*
 * Various clock factors driven by the CCCR register.
 */

/* Crystal Frequency to Memory Frequency Multiplier (L) */
static unsigned char L_clk_mult[32] = { 0, 27, 32, 36, 40, 45, 0, };

/* Memory Frequency to Run Mode Frequency Multiplier (M) */
static unsigned char M_clk_mult[4] = { 0, 1, 2, 4 };

/* Run Mode Frequency to Turbo Mode Frequency Multiplier (N) */
/* Note: we store the value N * 2 here. */
static unsigned char N2_clk_mult[8] = { 0, 0, 2, 3, 4, 0, 6, 0 };

/* Crystal clock */
#define BASE_CLK	3686400

/*
 * Get the clock frequency as reflected by CCCR and the turbo flag.
 * We assume these values have been applied via a fcs.
 * If info is not 0 we also display the current settings.
 */
unsigned int pxa25x_get_clk_frequency_khz(int info)
{
	unsigned long cccr, turbo;
	unsigned int l, L, m, M, n2, N;

	cccr = CCCR;
	asm( "mrc\tp14, 0, %0, c6, c0, 0" : "=r" (turbo) );

	l  =  L_clk_mult[(cccr >> 0) & 0x1f];
	m  =  M_clk_mult[(cccr >> 5) & 0x03];
	n2 = N2_clk_mult[(cccr >> 7) & 0x07];

	L = l * BASE_CLK;
	M = m * L;
	N = n2 * M / 2;

	if(info)
	{
		L += 5000;
		printk( KERN_INFO "Memory clock: %d.%02dMHz (*%d)\n",
			L / 1000000, (L % 1000000) / 10000, l );
		M += 5000;
		printk( KERN_INFO "Run Mode clock: %d.%02dMHz (*%d)\n",
			M / 1000000, (M % 1000000) / 10000, m );
		N += 5000;
		printk( KERN_INFO "Turbo Mode clock: %d.%02dMHz (*%d.%d, %sactive)\n",
			N / 1000000, (N % 1000000) / 10000, n2 / 2, (n2 % 2) * 5,
			(turbo & 1) ? "" : "in" );
	}

	return (turbo & 1) ? (N/1000) : (M/1000);
}

/*
 * Return the current memory clock frequency in units of 10kHz
 */
unsigned int pxa25x_get_memclk_frequency_10khz(void)
{
	return L_clk_mult[(CCCR >> 0) & 0x1f] * BASE_CLK / 10000;
}

static unsigned long clk_pxa25x_lcd_getrate(struct clk *clk)
{
	return pxa25x_get_memclk_frequency_10khz() * 10000;
}

static const struct clkops clk_pxa25x_lcd_ops = {
	.enable		= clk_cken_enable,
	.disable	= clk_cken_disable,
	.getrate	= clk_pxa25x_lcd_getrate,
};

/*
 * 3.6864MHz -> OST, GPIO, SSP, PWM, PLLs (95.842MHz, 147.456MHz)
 * 95.842MHz -> MMC 19.169MHz, I2C 31.949MHz, FICP 47.923MHz, USB 47.923MHz
 * 147.456MHz -> UART 14.7456MHz, AC97 12.288MHz, I2S 5.672MHz (allegedly)
 */
static struct clk pxa25x_hwuart_clk =
	INIT_CKEN("UARTCLK", HWUART, 14745600, 1, &pxa_device_hwuart.dev)
;

static struct clk pxa25x_clks[] = {
	INIT_CK("LCDCLK", LCD, &clk_pxa25x_lcd_ops, &pxa_device_fb.dev),
	INIT_CKEN("UARTCLK", FFUART, 14745600, 1, &pxa_device_ffuart.dev),
	INIT_CKEN("UARTCLK", BTUART, 14745600, 1, &pxa_device_btuart.dev),
	INIT_CKEN("UARTCLK", STUART, 14745600, 1, NULL),
	INIT_CKEN("UDCCLK", USB, 47923000, 5, &pxa_device_udc.dev),
	INIT_CKEN("MMCCLK", MMC, 19169000, 0, &pxa_device_mci.dev),
	INIT_CKEN("I2CCLK", I2C, 31949000, 0, &pxa_device_i2c.dev),
	/*
	INIT_CKEN("PWMCLK",  PWM0, 3686400,  0, NULL),
	INIT_CKEN("PWMCLK",  PWM0, 3686400,  0, NULL),
	INIT_CKEN("SSPCLK",  SSP,  3686400,  0, NULL),
	INIT_CKEN("I2SCLK",  I2S,  14745600, 0, NULL),
	INIT_CKEN("NSSPCLK", NSSP, 3686400,  0, NULL),
	*/
	INIT_CKEN("FICPCLK", FICP, 47923000, 0, NULL),
};

#ifdef CONFIG_PM

#define SAVE(x)		sleep_save[SLEEP_SAVE_##x] = x
#define RESTORE(x)	x = sleep_save[SLEEP_SAVE_##x]

#define RESTORE_GPLEVEL(n) do { \
	GPSR##n = sleep_save[SLEEP_SAVE_GPLR##n]; \
	GPCR##n = ~sleep_save[SLEEP_SAVE_GPLR##n]; \
} while (0)

/*
 * List of global PXA peripheral registers to preserve.
 * More ones like CP and general purpose register values are preserved
 * with the stack pointer in sleep.S.
 */
enum {	SLEEP_SAVE_START = 0,

	SLEEP_SAVE_GPLR0, SLEEP_SAVE_GPLR1, SLEEP_SAVE_GPLR2,
	SLEEP_SAVE_GPDR0, SLEEP_SAVE_GPDR1, SLEEP_SAVE_GPDR2,
	SLEEP_SAVE_GRER0, SLEEP_SAVE_GRER1, SLEEP_SAVE_GRER2,
	SLEEP_SAVE_GFER0, SLEEP_SAVE_GFER1, SLEEP_SAVE_GFER2,
	SLEEP_SAVE_PGSR0, SLEEP_SAVE_PGSR1, SLEEP_SAVE_PGSR2,

	SLEEP_SAVE_GAFR0_L, SLEEP_SAVE_GAFR0_U,
	SLEEP_SAVE_GAFR1_L, SLEEP_SAVE_GAFR1_U,
	SLEEP_SAVE_GAFR2_L, SLEEP_SAVE_GAFR2_U,

	SLEEP_SAVE_PSTR,

	SLEEP_SAVE_ICMR,
	SLEEP_SAVE_CKEN,

	SLEEP_SAVE_SIZE
};


static void pxa25x_cpu_pm_save(unsigned long *sleep_save)
{
	SAVE(GPLR0); SAVE(GPLR1); SAVE(GPLR2);
	SAVE(GPDR0); SAVE(GPDR1); SAVE(GPDR2);
	SAVE(GRER0); SAVE(GRER1); SAVE(GRER2);
	SAVE(GFER0); SAVE(GFER1); SAVE(GFER2);
	SAVE(PGSR0); SAVE(PGSR1); SAVE(PGSR2);

	SAVE(GAFR0_L); SAVE(GAFR0_U);
	SAVE(GAFR1_L); SAVE(GAFR1_U);
	SAVE(GAFR2_L); SAVE(GAFR2_U);

	SAVE(ICMR); ICMR = 0;
	SAVE(CKEN);
	SAVE(PSTR);

	/* Clear GPIO transition detect bits */
	GEDR0 = GEDR0; GEDR1 = GEDR1; GEDR2 = GEDR2;
}

static void pxa25x_cpu_pm_restore(unsigned long *sleep_save)
{
	/* ensure not to come back here if it wasn't intended */
	PSPR = 0;

	/* restore registers */
	RESTORE_GPLEVEL(0); RESTORE_GPLEVEL(1); RESTORE_GPLEVEL(2);
	RESTORE(GPDR0); RESTORE(GPDR1); RESTORE(GPDR2);
	RESTORE(GAFR0_L); RESTORE(GAFR0_U);
	RESTORE(GAFR1_L); RESTORE(GAFR1_U);
	RESTORE(GAFR2_L); RESTORE(GAFR2_U);
	RESTORE(GRER0); RESTORE(GRER1); RESTORE(GRER2);
	RESTORE(GFER0); RESTORE(GFER1); RESTORE(GFER2);
	RESTORE(PGSR0); RESTORE(PGSR1); RESTORE(PGSR2);

	PSSR = PSSR_RDH | PSSR_PH;

	RESTORE(CKEN);

	ICLR = 0;
	ICCR = 1;
	RESTORE(ICMR);
	RESTORE(PSTR);
}

static void pxa25x_cpu_pm_enter(suspend_state_t state)
{
	CKEN = 0;

	switch (state) {
	case PM_SUSPEND_MEM:
		/* set resume return address */
		PSPR = virt_to_phys(pxa_cpu_resume);
		pxa25x_cpu_suspend(PWRMODE_SLEEP);
		break;
	}
}

static struct pxa_cpu_pm_fns pxa25x_cpu_pm_fns = {
	.save_size	= SLEEP_SAVE_SIZE,
	.valid		= suspend_valid_only_mem,
	.save		= pxa25x_cpu_pm_save,
	.restore	= pxa25x_cpu_pm_restore,
	.enter		= pxa25x_cpu_pm_enter,
};

static void __init pxa25x_init_pm(void)
{
	pxa_cpu_pm_fns = &pxa25x_cpu_pm_fns;
}
#endif

/* PXA25x: supports wakeup from GPIO0..GPIO15 and RTC alarm
 */

static int pxa25x_set_wake(unsigned int irq, unsigned int on)
{
	int gpio = IRQ_TO_GPIO(irq);
	uint32_t gpio_bit, mask = 0;

	if (gpio >= 0 && gpio <= 15) {
		gpio_bit = GPIO_bit(gpio);
		mask = gpio_bit;
		if (on) {
			if (GRER(gpio) | gpio_bit)
				PRER |= gpio_bit;
			else
				PRER &= ~gpio_bit;

			if (GFER(gpio) | gpio_bit)
				PFER |= gpio_bit;
			else
				PFER &= ~gpio_bit;
		}
		goto set_pwer;
	}

	if (irq == IRQ_RTCAlrm) {
		mask = PWER_RTC;
		goto set_pwer;
	}

	return -EINVAL;

set_pwer:
	if (on)
		PWER |= mask;
	else
		PWER &=~mask;

	return 0;
}

void __init pxa25x_init_irq(void)
{
	pxa_init_irq_low();
	pxa_init_irq_gpio(85);
	pxa_init_irq_set_wake(pxa25x_set_wake);
}

static struct platform_device *pxa25x_devices[] __initdata = {
	&pxa_device_mci,
	&pxa_device_udc,
	&pxa_device_fb,
	&pxa_device_ffuart,
	&pxa_device_btuart,
	&pxa_device_stuart,
	&pxa_device_i2c,
	&pxa_device_i2s,
	&pxa_device_ficp,
	&pxa_device_rtc,
};

static int __init pxa25x_init(void)
{
	int ret = 0;

	/* Only add HWUART for PXA255/26x; PXA210/250/27x do not have it. */
	if (cpu_is_pxa25x())
		clks_register(&pxa25x_hwuart_clk, 1);

	if (cpu_is_pxa21x() || cpu_is_pxa25x()) {
		clks_register(pxa25x_clks, ARRAY_SIZE(pxa25x_clks));

		if ((ret = pxa_init_dma(16)))
			return ret;
#ifdef CONFIG_PM
		pxa25x_init_pm();
#endif
		ret = platform_add_devices(pxa25x_devices,
					   ARRAY_SIZE(pxa25x_devices));
	}
	/* Only add HWUART for PXA255/26x; PXA210/250/27x do not have it. */
	if (cpu_is_pxa25x())
		ret = platform_device_register(&pxa_device_hwuart);

	return ret;
}

subsys_initcall(pxa25x_init);
Commit	Line	Data
1da177e4 LT	1	/*
	2	* linux/arch/arm/mach-pxa/pxa25x.c
	3	*
	4	* Author: Nicolas Pitre
	5	* Created: Jun 15, 2001
	6	* Copyright: MontaVista Software Inc.
	7	*
	8	* Code specific to PXA21x/25x/26x variants.
	9	*
	10	* This program is free software; you can redistribute it and/or modify
	11	* it under the terms of the GNU General Public License version 2 as
	12	* published by the Free Software Foundation.
	13	*
	14	* Since this file should be linked before any other machine specific file,
	15	* the __initcall() here will be executed first. This serves as default
	16	* initialization stuff for PXA machines which can be overridden later if
	17	* need be.
	18	*/
	19	#include <linux/module.h>
	20	#include <linux/kernel.h>
	21	#include <linux/init.h>
34f3231f	22	#include <linux/platform_device.h>
95d9ffbe	23	#include <linux/suspend.h>
1da177e4 LT	24
1da177e4 LT	25	#include <asm/hardware.h>
cd49104d	26	#include <asm/arch/irqs.h>
1da177e4	27	#include <asm/arch/pxa-regs.h>
e176bb05	28	#include <asm/arch/pm.h>
f53f066c	29	#include <asm/arch/dma.h>
1da177e4 LT	30
1da177e4 LT	31	#include "generic.h"
46c41e62	32	#include "devices.h"
a6dba20c	33	#include "clock.h"
1da177e4 LT	34
	35	/*
	36	* Various clock factors driven by the CCCR register.
	37	*/
	38
	39	/* Crystal Frequency to Memory Frequency Multiplier (L) */
	40	static unsigned char L_clk_mult[32] = { 0, 27, 32, 36, 40, 45, 0, };
	41
	42	/* Memory Frequency to Run Mode Frequency Multiplier (M) */
	43	static unsigned char M_clk_mult[4] = { 0, 1, 2, 4 };
	44
	45	/* Run Mode Frequency to Turbo Mode Frequency Multiplier (N) */
	46	/* Note: we store the value N * 2 here. */
	47	static unsigned char N2_clk_mult[8] = { 0, 0, 2, 3, 4, 0, 6, 0 };
	48
	49	/* Crystal clock */
	50	#define BASE_CLK 3686400
	51
	52	/*
	53	* Get the clock frequency as reflected by CCCR and the turbo flag.
	54	* We assume these values have been applied via a fcs.
	55	* If info is not 0 we also display the current settings.
	56	*/
15a40333	57	unsigned int pxa25x_get_clk_frequency_khz(int info)
1da177e4 LT	58	{
	59	unsigned long cccr, turbo;
	60	unsigned int l, L, m, M, n2, N;
	61
	62	cccr = CCCR;
	63	asm( "mrc\tp14, 0, %0, c6, c0, 0" : "=r" (turbo) );
	64
	65	l = L_clk_mult[(cccr >> 0) & 0x1f];
	66	m = M_clk_mult[(cccr >> 5) & 0x03];
	67	n2 = N2_clk_mult[(cccr >> 7) & 0x07];
	68
	69	L = l * BASE_CLK;
	70	M = m * L;
	71	N = n2 * M / 2;
	72
	73	if(info)
	74	{
	75	L += 5000;
	76	printk( KERN_INFO "Memory clock: %d.%02dMHz (*%d)\n",
	77	L / 1000000, (L % 1000000) / 10000, l );
	78	M += 5000;
	79	printk( KERN_INFO "Run Mode clock: %d.%02dMHz (*%d)\n",
	80	M / 1000000, (M % 1000000) / 10000, m );
	81	N += 5000;
	82	printk( KERN_INFO "Turbo Mode clock: %d.%02dMHz (*%d.%d, %sactive)\n",
	83	N / 1000000, (N % 1000000) / 10000, n2 / 2, (n2 % 2) * 5,
	84	(turbo & 1) ? "" : "in" );
	85	}
	86
	87	return (turbo & 1) ? (N/1000) : (M/1000);
	88	}
	89
1da177e4 LT	90	/*
	91	* Return the current memory clock frequency in units of 10kHz
	92	*/
15a40333	93	unsigned int pxa25x_get_memclk_frequency_10khz(void)
1da177e4 LT	94	{
	95	return L_clk_mult[(CCCR >> 0) & 0x1f] * BASE_CLK / 10000;
	96	}
	97
a6dba20c RK	98	static unsigned long clk_pxa25x_lcd_getrate(struct clk *clk)
	99	{
	100	return pxa25x_get_memclk_frequency_10khz() * 10000;
	101	}
	102
	103	static const struct clkops clk_pxa25x_lcd_ops = {
	104	.enable = clk_cken_enable,
	105	.disable = clk_cken_disable,
	106	.getrate = clk_pxa25x_lcd_getrate,
	107	};
	108
	109	/*
	110	* 3.6864MHz -> OST, GPIO, SSP, PWM, PLLs (95.842MHz, 147.456MHz)
	111	* 95.842MHz -> MMC 19.169MHz, I2C 31.949MHz, FICP 47.923MHz, USB 47.923MHz
	112	* 147.456MHz -> UART 14.7456MHz, AC97 12.288MHz, I2S 5.672MHz (allegedly)
	113	*/
e01dbdb4 DB	114	static struct clk pxa25x_hwuart_clk =
	115	INIT_CKEN("UARTCLK", HWUART, 14745600, 1, &pxa_device_hwuart.dev)
	116	;
	117
a6dba20c RK	118	static struct clk pxa25x_clks[] = {
	119	INIT_CK("LCDCLK", LCD, &clk_pxa25x_lcd_ops, &pxa_device_fb.dev),
	120	INIT_CKEN("UARTCLK", FFUART, 14745600, 1, &pxa_device_ffuart.dev),
	121	INIT_CKEN("UARTCLK", BTUART, 14745600, 1, &pxa_device_btuart.dev),
435b6e94	122	INIT_CKEN("UARTCLK", STUART, 14745600, 1, NULL),
a6dba20c RK	123	INIT_CKEN("UDCCLK", USB, 47923000, 5, &pxa_device_udc.dev),
	124	INIT_CKEN("MMCCLK", MMC, 19169000, 0, &pxa_device_mci.dev),
	125	INIT_CKEN("I2CCLK", I2C, 31949000, 0, &pxa_device_i2c.dev),
	126	/*
	127	INIT_CKEN("PWMCLK", PWM0, 3686400, 0, NULL),
	128	INIT_CKEN("PWMCLK", PWM0, 3686400, 0, NULL),
	129	INIT_CKEN("SSPCLK", SSP, 3686400, 0, NULL),
	130	INIT_CKEN("I2SCLK", I2S, 14745600, 0, NULL),
	131	INIT_CKEN("NSSPCLK", NSSP, 3686400, 0, NULL),
a6dba20c	132	*/
435b6e94	133	INIT_CKEN("FICPCLK", FICP, 47923000, 0, NULL),
a6dba20c RK	134	};
a6dba20c RK	135
a8fa3f0c	136	#ifdef CONFIG_PM
8775420d	137
711be5cc EM	138	#define SAVE(x) sleep_save[SLEEP_SAVE_##x] = x
	139	#define RESTORE(x) x = sleep_save[SLEEP_SAVE_##x]
	140
	141	#define RESTORE_GPLEVEL(n) do { \
	142	GPSR##n = sleep_save[SLEEP_SAVE_GPLR##n]; \
	143	GPCR##n = ~sleep_save[SLEEP_SAVE_GPLR##n]; \
	144	} while (0)
	145
	146	/*
	147	* List of global PXA peripheral registers to preserve.
	148	* More ones like CP and general purpose register values are preserved
	149	* with the stack pointer in sleep.S.
	150	*/
	151	enum { SLEEP_SAVE_START = 0,
	152
	153	SLEEP_SAVE_GPLR0, SLEEP_SAVE_GPLR1, SLEEP_SAVE_GPLR2,
	154	SLEEP_SAVE_GPDR0, SLEEP_SAVE_GPDR1, SLEEP_SAVE_GPDR2,
	155	SLEEP_SAVE_GRER0, SLEEP_SAVE_GRER1, SLEEP_SAVE_GRER2,
	156	SLEEP_SAVE_GFER0, SLEEP_SAVE_GFER1, SLEEP_SAVE_GFER2,
	157	SLEEP_SAVE_PGSR0, SLEEP_SAVE_PGSR1, SLEEP_SAVE_PGSR2,
	158
	159	SLEEP_SAVE_GAFR0_L, SLEEP_SAVE_GAFR0_U,
	160	SLEEP_SAVE_GAFR1_L, SLEEP_SAVE_GAFR1_U,
	161	SLEEP_SAVE_GAFR2_L, SLEEP_SAVE_GAFR2_U,
	162
	163	SLEEP_SAVE_PSTR,
	164
	165	SLEEP_SAVE_ICMR,
	166	SLEEP_SAVE_CKEN,
	167
	168	SLEEP_SAVE_SIZE
	169	};
	170
	171
	172	static void pxa25x_cpu_pm_save(unsigned long *sleep_save)
	173	{
	174	SAVE(GPLR0); SAVE(GPLR1); SAVE(GPLR2);
	175	SAVE(GPDR0); SAVE(GPDR1); SAVE(GPDR2);
	176	SAVE(GRER0); SAVE(GRER1); SAVE(GRER2);
	177	SAVE(GFER0); SAVE(GFER1); SAVE(GFER2);
	178	SAVE(PGSR0); SAVE(PGSR1); SAVE(PGSR2);
	179
	180	SAVE(GAFR0_L); SAVE(GAFR0_U);
	181	SAVE(GAFR1_L); SAVE(GAFR1_U);
	182	SAVE(GAFR2_L); SAVE(GAFR2_U);
	183
56b11288	184	SAVE(ICMR); ICMR = 0;
711be5cc EM	185	SAVE(CKEN);
711be5cc EM	186	SAVE(PSTR);
56b11288 RP	187
	188	/* Clear GPIO transition detect bits */
	189	GEDR0 = GEDR0; GEDR1 = GEDR1; GEDR2 = GEDR2;
711be5cc EM	190	}
	191
	192	static void pxa25x_cpu_pm_restore(unsigned long *sleep_save)
	193	{
56b11288 RP	194	/* ensure not to come back here if it wasn't intended */
	195	PSPR = 0;
	196
711be5cc EM	197	/* restore registers */
	198	RESTORE_GPLEVEL(0); RESTORE_GPLEVEL(1); RESTORE_GPLEVEL(2);
	199	RESTORE(GPDR0); RESTORE(GPDR1); RESTORE(GPDR2);
	200	RESTORE(GAFR0_L); RESTORE(GAFR0_U);
	201	RESTORE(GAFR1_L); RESTORE(GAFR1_U);
	202	RESTORE(GAFR2_L); RESTORE(GAFR2_U);
	203	RESTORE(GRER0); RESTORE(GRER1); RESTORE(GRER2);
	204	RESTORE(GFER0); RESTORE(GFER1); RESTORE(GFER2);
	205	RESTORE(PGSR0); RESTORE(PGSR1); RESTORE(PGSR2);
	206
56b11288 RP	207	PSSR = PSSR_RDH \| PSSR_PH;
56b11288 RP	208
711be5cc	209	RESTORE(CKEN);
56b11288 RP	210
	211	ICLR = 0;
	212	ICCR = 1;
711be5cc EM	213	RESTORE(ICMR);
	214	RESTORE(PSTR);
	215	}
	216
	217	static void pxa25x_cpu_pm_enter(suspend_state_t state)
8775420d	218	{
8775420d TP	219	CKEN = 0;
	220
	221	switch (state) {
	222	case PM_SUSPEND_MEM:
	223	/* set resume return address */
	224	PSPR = virt_to_phys(pxa_cpu_resume);
b750a093	225	pxa25x_cpu_suspend(PWRMODE_SLEEP);
8775420d TP	226	break;
	227	}
	228	}
a8fa3f0c	229
711be5cc EM	230	static struct pxa_cpu_pm_fns pxa25x_cpu_pm_fns = {
711be5cc EM	231	.save_size = SLEEP_SAVE_SIZE,
26398a70	232	.valid = suspend_valid_only_mem,
711be5cc EM	233	.save = pxa25x_cpu_pm_save,
	234	.restore = pxa25x_cpu_pm_restore,
	235	.enter = pxa25x_cpu_pm_enter,
e176bb05	236	};
711be5cc EM	237
	238	static void __init pxa25x_init_pm(void)
	239	{
	240	pxa_cpu_pm_fns = &pxa25x_cpu_pm_fns;
	241	}
a8fa3f0c	242	#endif
e176bb05	243
c95530c7	244	/* PXA25x: supports wakeup from GPIO0..GPIO15 and RTC alarm
	245	*/
	246
	247	static int pxa25x_set_wake(unsigned int irq, unsigned int on)
	248	{
	249	int gpio = IRQ_TO_GPIO(irq);
	250	uint32_t gpio_bit, mask = 0;
	251
	252	if (gpio >= 0 && gpio <= 15) {
	253	gpio_bit = GPIO_bit(gpio);
	254	mask = gpio_bit;
	255	if (on) {
	256	if (GRER(gpio) \| gpio_bit)
	257	PRER \|= gpio_bit;
	258	else
	259	PRER &= ~gpio_bit;
	260
	261	if (GFER(gpio) \| gpio_bit)
	262	PFER \|= gpio_bit;
	263	else
	264	PFER &= ~gpio_bit;
	265	}
	266	goto set_pwer;
	267	}
	268
	269	if (irq == IRQ_RTCAlrm) {
	270	mask = PWER_RTC;
	271	goto set_pwer;
	272	}
	273
	274	return -EINVAL;
	275
	276	set_pwer:
	277	if (on)
	278	PWER \|= mask;
	279	else
	280	PWER &=~mask;
	281
	282	return 0;
	283	}
	284
cd49104d EM	285	void __init pxa25x_init_irq(void)
	286	{
	287	pxa_init_irq_low();
	288	pxa_init_irq_gpio(85);
c95530c7	289	pxa_init_irq_set_wake(pxa25x_set_wake);
cd49104d EM	290	}
cd49104d EM	291
34f3231f	292	static struct platform_device *pxa25x_devices[] __initdata = {
e09d02e1 EM	293	&pxa_device_mci,
	294	&pxa_device_udc,
	295	&pxa_device_fb,
	296	&pxa_device_ffuart,
	297	&pxa_device_btuart,
	298	&pxa_device_stuart,
	299	&pxa_device_i2c,
	300	&pxa_device_i2s,
	301	&pxa_device_ficp,
	302	&pxa_device_rtc,
34f3231f RK	303	};
34f3231f RK	304
e176bb05 RK	305	static int __init pxa25x_init(void)
e176bb05 RK	306	{
f53f066c EM	307	int ret = 0;
f53f066c EM	308
e01dbdb4 DB	309	/* Only add HWUART for PXA255/26x; PXA210/250/27x do not have it. */
	310	if (cpu_is_pxa25x())
	311	clks_register(&pxa25x_hwuart_clk, 1);
	312
e176bb05	313	if (cpu_is_pxa21x() \|\| cpu_is_pxa25x()) {
a6dba20c RK	314	clks_register(pxa25x_clks, ARRAY_SIZE(pxa25x_clks));
a6dba20c RK	315
f53f066c EM	316	if ((ret = pxa_init_dma(16)))
f53f066c EM	317	return ret;
e176bb05	318	#ifdef CONFIG_PM
711be5cc	319	pxa25x_init_pm();
e176bb05	320	#endif
34f3231f RK	321	ret = platform_add_devices(pxa25x_devices,
34f3231f RK	322	ARRAY_SIZE(pxa25x_devices));
e176bb05	323	}
34f3231f RK	324	/* Only add HWUART for PXA255/26x; PXA210/250/27x do not have it. */
34f3231f RK	325	if (cpu_is_pxa25x())
e09d02e1	326	ret = platform_device_register(&pxa_device_hwuart);
34f3231f RK	327
34f3231f RK	328	return ret;
e176bb05 RK	329	}
	330
	331	subsys_initcall(pxa25x_init);