[deliverable/linux.git] / arch / arm / mach-shmobile / setup-r8a7790.c

/*
 * r8a7790 processor support
 *
 * Copyright (C) 2013  Renesas Solutions Corp.
 * Copyright (C) 2013  Magnus Damm
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA
 */

#include <linux/irq.h>
#include <linux/kernel.h>
#include <linux/of_platform.h>
#include <linux/platform_data/gpio-rcar.h>
#include <linux/platform_data/irq-renesas-irqc.h>
#include <linux/serial_sci.h>
#include <linux/sh_timer.h>
#include <mach/common.h>
#include <mach/irqs.h>
#include <mach/r8a7790.h>
#include <asm/mach/arch.h>

static const struct resource pfc_resources[] __initconst = {
	DEFINE_RES_MEM(0xe6060000, 0x250),
};

#define R8A7790_GPIO(idx)						\
static const struct resource r8a7790_gpio##idx##_resources[] __initconst = { \
	DEFINE_RES_MEM(0xe6050000 + 0x1000 * (idx), 0x50),		\
	DEFINE_RES_IRQ(gic_spi(4 + (idx))),				\
};									\
									\
static const struct gpio_rcar_config					\
r8a7790_gpio##idx##_platform_data __initconst = {			\
	.gpio_base	= 32 * (idx),					\
	.irq_base	= 0,						\
	.number_of_pins	= 32,						\
	.pctl_name	= "pfc-r8a7790",				\
	.has_both_edge_trigger = 1,					\
};									\

R8A7790_GPIO(0);
R8A7790_GPIO(1);
R8A7790_GPIO(2);
R8A7790_GPIO(3);
R8A7790_GPIO(4);
R8A7790_GPIO(5);

#define r8a7790_register_gpio(idx)					\
	platform_device_register_resndata(&platform_bus, "gpio_rcar", idx, \
		r8a7790_gpio##idx##_resources,				\
		ARRAY_SIZE(r8a7790_gpio##idx##_resources),		\
		&r8a7790_gpio##idx##_platform_data,			\
		sizeof(r8a7790_gpio##idx##_platform_data))

void __init r8a7790_pinmux_init(void)
{
	platform_device_register_simple("pfc-r8a7790", -1, pfc_resources,
					ARRAY_SIZE(pfc_resources));
	r8a7790_register_gpio(0);
	r8a7790_register_gpio(1);
	r8a7790_register_gpio(2);
	r8a7790_register_gpio(3);
	r8a7790_register_gpio(4);
	r8a7790_register_gpio(5);
}

#define SCIF_COMMON(scif_type, baseaddr, irq)			\
	.type		= scif_type,				\
	.mapbase	= baseaddr,				\
	.flags		= UPF_BOOT_AUTOCONF | UPF_IOREMAP,	\
	.irqs		= SCIx_IRQ_MUXED(irq)

#define SCIFA_DATA(index, baseaddr, irq)		\
[index] = {						\
	SCIF_COMMON(PORT_SCIFA, baseaddr, irq),		\
	.scbrr_algo_id	= SCBRR_ALGO_4,			\
	.scscr = SCSCR_RE | SCSCR_TE | SCSCR_CKE0,	\
}

#define SCIFB_DATA(index, baseaddr, irq)	\
[index] = {					\
	SCIF_COMMON(PORT_SCIFB, baseaddr, irq),	\
	.scbrr_algo_id	= SCBRR_ALGO_4,		\
	.scscr = SCSCR_RE | SCSCR_TE,		\
}

#define SCIF_DATA(index, baseaddr, irq)		\
[index] = {						\
	SCIF_COMMON(PORT_SCIF, baseaddr, irq),		\
	.scbrr_algo_id	= SCBRR_ALGO_2,			\
	.scscr = SCSCR_RE | SCSCR_TE,	\
}

#define HSCIF_DATA(index, baseaddr, irq)		\
[index] = {						\
	SCIF_COMMON(PORT_HSCIF, baseaddr, irq),		\
	.scbrr_algo_id	= SCBRR_ALGO_6,			\
	.scscr = SCSCR_RE | SCSCR_TE,	\
}

enum { SCIFA0, SCIFA1, SCIFB0, SCIFB1, SCIFB2, SCIFA2, SCIF0, SCIF1,
       HSCIF0, HSCIF1 };

static const struct plat_sci_port scif[] __initconst = {
	SCIFA_DATA(SCIFA0, 0xe6c40000, gic_spi(144)), /* SCIFA0 */
	SCIFA_DATA(SCIFA1, 0xe6c50000, gic_spi(145)), /* SCIFA1 */
	SCIFB_DATA(SCIFB0, 0xe6c20000, gic_spi(148)), /* SCIFB0 */
	SCIFB_DATA(SCIFB1, 0xe6c30000, gic_spi(149)), /* SCIFB1 */
	SCIFB_DATA(SCIFB2, 0xe6ce0000, gic_spi(150)), /* SCIFB2 */
	SCIFA_DATA(SCIFA2, 0xe6c60000, gic_spi(151)), /* SCIFA2 */
	SCIF_DATA(SCIF0, 0xe6e60000, gic_spi(152)), /* SCIF0 */
	SCIF_DATA(SCIF1, 0xe6e68000, gic_spi(153)), /* SCIF1 */
	HSCIF_DATA(HSCIF0, 0xe62c0000, gic_spi(154)), /* HSCIF0 */
	HSCIF_DATA(HSCIF1, 0xe62c8000, gic_spi(155)), /* HSCIF1 */
};

static inline void r8a7790_register_scif(int idx)
{
	platform_device_register_data(&platform_bus, "sh-sci", idx, &scif[idx],
				      sizeof(struct plat_sci_port));
}

static const struct renesas_irqc_config irqc0_data __initconst = {
	.irq_base = irq_pin(0), /* IRQ0 -> IRQ3 */
};

static const struct resource irqc0_resources[] __initconst = {
	DEFINE_RES_MEM(0xe61c0000, 0x200), /* IRQC Event Detector Block_0 */
	DEFINE_RES_IRQ(gic_spi(0)), /* IRQ0 */
	DEFINE_RES_IRQ(gic_spi(1)), /* IRQ1 */
	DEFINE_RES_IRQ(gic_spi(2)), /* IRQ2 */
	DEFINE_RES_IRQ(gic_spi(3)), /* IRQ3 */
};

#define r8a7790_register_irqc(idx)					\
	platform_device_register_resndata(&platform_bus, "renesas_irqc", \
					  idx, irqc##idx##_resources,	\
					  ARRAY_SIZE(irqc##idx##_resources), \
					  &irqc##idx##_data,		\
					  sizeof(struct renesas_irqc_config))

static const struct resource thermal_resources[] __initconst = {
	DEFINE_RES_MEM(0xe61f0000, 0x14),
	DEFINE_RES_MEM(0xe61f0100, 0x38),
	DEFINE_RES_IRQ(gic_spi(69)),
};

#define r8a7790_register_thermal()					\
	platform_device_register_simple("rcar_thermal", -1,		\
					thermal_resources,		\
					ARRAY_SIZE(thermal_resources))

static const struct sh_timer_config cmt00_platform_data __initconst = {
	.name = "CMT00",
	.timer_bit = 0,
	.clockevent_rating = 80,
};

static const struct resource cmt00_resources[] __initconst = {
	DEFINE_RES_MEM(0xffca0510, 0x0c),
	DEFINE_RES_MEM(0xffca0500, 0x04),
	DEFINE_RES_IRQ(gic_spi(142)), /* CMT0_0 */
};

#define r8a7790_register_cmt(idx)					\
	platform_device_register_resndata(&platform_bus, "sh_cmt",	\
					  idx, cmt##idx##_resources,	\
					  ARRAY_SIZE(cmt##idx##_resources), \
					  &cmt##idx##_platform_data,	\
					  sizeof(struct sh_timer_config))

void __init r8a7790_add_dt_devices(void)
{
	r8a7790_register_scif(SCIFA0);
	r8a7790_register_scif(SCIFA1);
	r8a7790_register_scif(SCIFB0);
	r8a7790_register_scif(SCIFB1);
	r8a7790_register_scif(SCIFB2);
	r8a7790_register_scif(SCIFA2);
	r8a7790_register_scif(SCIF0);
	r8a7790_register_scif(SCIF1);
	r8a7790_register_scif(HSCIF0);
	r8a7790_register_scif(HSCIF1);
	r8a7790_register_cmt(00);
}

void __init r8a7790_add_standard_devices(void)
{
	r8a7790_add_dt_devices();
	r8a7790_register_irqc(0);
	r8a7790_register_thermal();
}

void __init r8a7790_init_early(void)
{
#ifndef CONFIG_ARM_ARCH_TIMER
	shmobile_setup_delay(1300, 2, 4); /* Cortex-A15 @ 1300MHz */
#endif
}

#ifdef CONFIG_USE_OF

static const char * const r8a7790_boards_compat_dt[] __initconst = {
	"renesas,r8a7790",
	NULL,
};

DT_MACHINE_START(R8A7790_DT, "Generic R8A7790 (Flattened Device Tree)")
	.smp		= smp_ops(r8a7790_smp_ops),
	.init_early	= r8a7790_init_early,
	.init_time	= rcar_gen2_timer_init,
	.dt_compat	= r8a7790_boards_compat_dt,
MACHINE_END
#endif /* CONFIG_USE_OF */
Commit	Line	Data
0468b2d6 MD	1	/*
	2	* r8a7790 processor support
	3	*
	4	* Copyright (C) 2013 Renesas Solutions Corp.
	5	* Copyright (C) 2013 Magnus Damm
	6	*
	7	* This program is free software; you can redistribute it and/or modify
	8	* it under the terms of the GNU General Public License as published by
	9	* the Free Software Foundation; version 2 of the License.
	10	*
	11	* This program is distributed in the hope that it will be useful,
	12	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	13	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	14	* GNU General Public License for more details.
	15	*
	16	* You should have received a copy of the GNU General Public License
	17	* along with this program; if not, write to the Free Software
	18	* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
	19	*/
	20
	21	#include <linux/irq.h>
0468b2d6 MD	22	#include <linux/kernel.h>
0468b2d6 MD	23	#include <linux/of_platform.h>
43ca9cbb	24	#include <linux/platform_data/gpio-rcar.h>
8f5ec0a5	25	#include <linux/platform_data/irq-renesas-irqc.h>
99ade1a0 MD	26	#include <linux/serial_sci.h>
99ade1a0 MD	27	#include <linux/sh_timer.h>
0468b2d6 MD	28	#include <mach/common.h>
	29	#include <mach/irqs.h>
	30	#include <mach/r8a7790.h>
	31	#include <asm/mach/arch.h>
	32
cde214a8	33	static const struct resource pfc_resources[] __initconst = {
69e351d0 MD	34	DEFINE_RES_MEM(0xe6060000, 0x250),
	35	};
	36
43ca9cbb	37	#define R8A7790_GPIO(idx) \
cde214a8	38	static const struct resource r8a7790_gpio##idx##_resources[] __initconst = { \
43ca9cbb LP	39	DEFINE_RES_MEM(0xe6050000 + 0x1000 * (idx), 0x50), \
	40	DEFINE_RES_IRQ(gic_spi(4 + (idx))), \
	41	}; \
	42	\
cde214a8 LP	43	static const struct gpio_rcar_config \
cde214a8 LP	44	r8a7790_gpio##idx##_platform_data __initconst = { \
43ca9cbb LP	45	.gpio_base = 32 * (idx), \
	46	.irq_base = 0, \
	47	.number_of_pins = 32, \
	48	.pctl_name = "pfc-r8a7790", \
d93906b8	49	.has_both_edge_trigger = 1, \
43ca9cbb LP	50	}; \
	51
	52	R8A7790_GPIO(0);
	53	R8A7790_GPIO(1);
	54	R8A7790_GPIO(2);
	55	R8A7790_GPIO(3);
	56	R8A7790_GPIO(4);
	57	R8A7790_GPIO(5);
	58
	59	#define r8a7790_register_gpio(idx) \
	60	platform_device_register_resndata(&platform_bus, "gpio_rcar", idx, \
	61	r8a7790_gpio##idx##_resources, \
	62	ARRAY_SIZE(r8a7790_gpio##idx##_resources), \
	63	&r8a7790_gpio##idx##_platform_data, \
	64	sizeof(r8a7790_gpio##idx##_platform_data))
	65
69e351d0 MD	66	void __init r8a7790_pinmux_init(void)
	67	{
	68	platform_device_register_simple("pfc-r8a7790", -1, pfc_resources,
	69	ARRAY_SIZE(pfc_resources));
43ca9cbb LP	70	r8a7790_register_gpio(0);
	71	r8a7790_register_gpio(1);
	72	r8a7790_register_gpio(2);
	73	r8a7790_register_gpio(3);
	74	r8a7790_register_gpio(4);
	75	r8a7790_register_gpio(5);
69e351d0 MD	76	}
69e351d0 MD	77
55d9fab2 MD	78	#define SCIF_COMMON(scif_type, baseaddr, irq) \
	79	.type = scif_type, \
	80	.mapbase = baseaddr, \
	81	.flags = UPF_BOOT_AUTOCONF \| UPF_IOREMAP, \
	82	.irqs = SCIx_IRQ_MUXED(irq)
	83
	84	#define SCIFA_DATA(index, baseaddr, irq) \
	85	[index] = { \
	86	SCIF_COMMON(PORT_SCIFA, baseaddr, irq), \
	87	.scbrr_algo_id = SCBRR_ALGO_4, \
	88	.scscr = SCSCR_RE \| SCSCR_TE \| SCSCR_CKE0, \
	89	}
	90
	91	#define SCIFB_DATA(index, baseaddr, irq) \
	92	[index] = { \
	93	SCIF_COMMON(PORT_SCIFB, baseaddr, irq), \
	94	.scbrr_algo_id = SCBRR_ALGO_4, \
	95	.scscr = SCSCR_RE \| SCSCR_TE, \
	96	}
	97
	98	#define SCIF_DATA(index, baseaddr, irq) \
	99	[index] = { \
	100	SCIF_COMMON(PORT_SCIF, baseaddr, irq), \
	101	.scbrr_algo_id = SCBRR_ALGO_2, \
c972f024	102	.scscr = SCSCR_RE \| SCSCR_TE, \
55d9fab2 MD	103	}
55d9fab2 MD	104
d44f8308 UH	105	#define HSCIF_DATA(index, baseaddr, irq) \
	106	[index] = { \
	107	SCIF_COMMON(PORT_HSCIF, baseaddr, irq), \
	108	.scbrr_algo_id = SCBRR_ALGO_6, \
	109	.scscr = SCSCR_RE \| SCSCR_TE, \
	110	}
	111
	112	enum { SCIFA0, SCIFA1, SCIFB0, SCIFB1, SCIFB2, SCIFA2, SCIF0, SCIF1,
	113	HSCIF0, HSCIF1 };
55d9fab2	114
cde214a8	115	static const struct plat_sci_port scif[] __initconst = {
55d9fab2 MD	116	SCIFA_DATA(SCIFA0, 0xe6c40000, gic_spi(144)), /* SCIFA0 */
	117	SCIFA_DATA(SCIFA1, 0xe6c50000, gic_spi(145)), /* SCIFA1 */
	118	SCIFB_DATA(SCIFB0, 0xe6c20000, gic_spi(148)), /* SCIFB0 */
	119	SCIFB_DATA(SCIFB1, 0xe6c30000, gic_spi(149)), /* SCIFB1 */
	120	SCIFB_DATA(SCIFB2, 0xe6ce0000, gic_spi(150)), /* SCIFB2 */
	121	SCIFA_DATA(SCIFA2, 0xe6c60000, gic_spi(151)), /* SCIFA2 */
	122	SCIF_DATA(SCIF0, 0xe6e60000, gic_spi(152)), /* SCIF0 */
	123	SCIF_DATA(SCIF1, 0xe6e68000, gic_spi(153)), /* SCIF1 */
d44f8308 UH	124	HSCIF_DATA(HSCIF0, 0xe62c0000, gic_spi(154)), /* HSCIF0 */
d44f8308 UH	125	HSCIF_DATA(HSCIF1, 0xe62c8000, gic_spi(155)), /* HSCIF1 */
55d9fab2 MD	126	};
	127
	128	static inline void r8a7790_register_scif(int idx)
	129	{
	130	platform_device_register_data(&platform_bus, "sh-sci", idx, &scif[idx],
	131	sizeof(struct plat_sci_port));
	132	}
	133
cde214a8	134	static const struct renesas_irqc_config irqc0_data __initconst = {
8f5ec0a5 MD	135	.irq_base = irq_pin(0), /* IRQ0 -> IRQ3 */
	136	};
	137
cde214a8	138	static const struct resource irqc0_resources[] __initconst = {
8f5ec0a5 MD	139	DEFINE_RES_MEM(0xe61c0000, 0x200), /* IRQC Event Detector Block_0 */
	140	DEFINE_RES_IRQ(gic_spi(0)), /* IRQ0 */
	141	DEFINE_RES_IRQ(gic_spi(1)), /* IRQ1 */
	142	DEFINE_RES_IRQ(gic_spi(2)), /* IRQ2 */
	143	DEFINE_RES_IRQ(gic_spi(3)), /* IRQ3 */
	144	};
	145
	146	#define r8a7790_register_irqc(idx) \
	147	platform_device_register_resndata(&platform_bus, "renesas_irqc", \
	148	idx, irqc##idx##_resources, \
	149	ARRAY_SIZE(irqc##idx##_resources), \
	150	&irqc##idx##_data, \
	151	sizeof(struct renesas_irqc_config))
	152
cde214a8	153	static const struct resource thermal_resources[] __initconst = {
0b8eeba4 SH	154	DEFINE_RES_MEM(0xe61f0000, 0x14),
	155	DEFINE_RES_MEM(0xe61f0100, 0x38),
	156	DEFINE_RES_IRQ(gic_spi(69)),
	157	};
	158
	159	#define r8a7790_register_thermal() \
	160	platform_device_register_simple("rcar_thermal", -1, \
	161	thermal_resources, \
	162	ARRAY_SIZE(thermal_resources))
	163
cde214a8	164	static const struct sh_timer_config cmt00_platform_data __initconst = {
99ade1a0 MD	165	.name = "CMT00",
	166	.timer_bit = 0,
	167	.clockevent_rating = 80,
	168	};
	169
cde214a8	170	static const struct resource cmt00_resources[] __initconst = {
99ade1a0 MD	171	DEFINE_RES_MEM(0xffca0510, 0x0c),
	172	DEFINE_RES_MEM(0xffca0500, 0x04),
	173	DEFINE_RES_IRQ(gic_spi(142)), /* CMT0_0 */
	174	};
	175
	176	#define r8a7790_register_cmt(idx) \
	177	platform_device_register_resndata(&platform_bus, "sh_cmt", \
	178	idx, cmt##idx##_resources, \
	179	ARRAY_SIZE(cmt##idx##_resources), \
	180	&cmt##idx##_platform_data, \
	181	sizeof(struct sh_timer_config))
	182
6dace67f	183	void __init r8a7790_add_dt_devices(void)
0468b2d6	184	{
55d9fab2 MD	185	r8a7790_register_scif(SCIFA0);
	186	r8a7790_register_scif(SCIFA1);
	187	r8a7790_register_scif(SCIFB0);
	188	r8a7790_register_scif(SCIFB1);
	189	r8a7790_register_scif(SCIFB2);
	190	r8a7790_register_scif(SCIFA2);
	191	r8a7790_register_scif(SCIF0);
	192	r8a7790_register_scif(SCIF1);
d44f8308 UH	193	r8a7790_register_scif(HSCIF0);
d44f8308 UH	194	r8a7790_register_scif(HSCIF1);
6dace67f SH	195	r8a7790_register_cmt(00);
	196	}
	197
	198	void __init r8a7790_add_standard_devices(void)
	199	{
	200	r8a7790_add_dt_devices();
8f5ec0a5	201	r8a7790_register_irqc(0);
0b8eeba4	202	r8a7790_register_thermal();
0468b2d6 MD	203	}
0468b2d6 MD	204
0efd7faa	205	void __init r8a7790_init_early(void)
8333d8c9 MD	206	{
	207	#ifndef CONFIG_ARM_ARCH_TIMER
	208	shmobile_setup_delay(1300, 2, 4); /* Cortex-A15 @ 1300MHz */
	209	#endif
	210	}
	211
0468b2d6	212	#ifdef CONFIG_USE_OF
0468b2d6	213
cde214a8	214	static const char * const r8a7790_boards_compat_dt[] __initconst = {
0468b2d6 MD	215	"renesas,r8a7790",
	216	NULL,
	217	};
	218
	219	DT_MACHINE_START(R8A7790_DT, "Generic R8A7790 (Flattened Device Tree)")
ad09cb83	220	.smp = smp_ops(r8a7790_smp_ops),
0efd7faa	221	.init_early = r8a7790_init_early,
50c517d9	222	.init_time = rcar_gen2_timer_init,
0468b2d6 MD	223	.dt_compat = r8a7790_boards_compat_dt,
	224	MACHINE_END
	225	#endif /* CONFIG_USE_OF */