Commit | Line | Data |
---|---|---|
cca414b2 MR |
1 | /* |
2 | * arch/arm/mach-tegra/board-trimslice.c | |
3 | * | |
4 | * Copyright (C) 2011 CompuLab, Ltd. | |
5 | * Author: Mike Rapoport <mike@compulab.co.il> | |
6 | * | |
7 | * Based on board-harmony.c | |
8 | * Copyright (C) 2010 Google, Inc. | |
9 | * | |
10 | * This software is licensed under the terms of the GNU General Public | |
11 | * License version 2, as published by the Free Software Foundation, and | |
12 | * may be copied, distributed, and modified under those terms. | |
13 | * | |
14 | * This program is distributed in the hope that it will be useful, | |
15 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
17 | * GNU General Public License for more details. | |
18 | * | |
19 | */ | |
20 | ||
21 | #include <linux/kernel.h> | |
22 | #include <linux/init.h> | |
23 | #include <linux/platform_device.h> | |
24 | #include <linux/serial_8250.h> | |
25 | #include <linux/io.h> | |
bea2d6b8 MR |
26 | #include <linux/i2c.h> |
27 | #include <linux/i2c-tegra.h> | |
cca414b2 MR |
28 | |
29 | #include <asm/mach-types.h> | |
30 | #include <asm/mach/arch.h> | |
31 | #include <asm/setup.h> | |
32 | ||
33 | #include <mach/iomap.h> | |
f02726a7 | 34 | #include <mach/sdhci.h> |
cca414b2 MR |
35 | |
36 | #include "board.h" | |
37 | #include "clock.h" | |
f02726a7 MR |
38 | #include "devices.h" |
39 | #include "gpio-names.h" | |
cca414b2 MR |
40 | |
41 | #include "board-trimslice.h" | |
42 | ||
43 | static struct plat_serial8250_port debug_uart_platform_data[] = { | |
44 | { | |
45 | .membase = IO_ADDRESS(TEGRA_UARTA_BASE), | |
46 | .mapbase = TEGRA_UARTA_BASE, | |
47 | .irq = INT_UARTA, | |
48 | .flags = UPF_BOOT_AUTOCONF, | |
49 | .iotype = UPIO_MEM, | |
50 | .regshift = 2, | |
51 | .uartclk = 216000000, | |
52 | }, { | |
53 | .flags = 0 | |
54 | } | |
55 | }; | |
56 | ||
57 | static struct platform_device debug_uart = { | |
58 | .name = "serial8250", | |
59 | .id = PLAT8250_DEV_PLATFORM, | |
60 | .dev = { | |
61 | .platform_data = debug_uart_platform_data, | |
62 | }, | |
63 | }; | |
f02726a7 MR |
64 | static struct tegra_sdhci_platform_data sdhci_pdata1 = { |
65 | .cd_gpio = -1, | |
66 | .wp_gpio = -1, | |
67 | .power_gpio = -1, | |
68 | }; | |
69 | ||
70 | static struct tegra_sdhci_platform_data sdhci_pdata4 = { | |
71 | .cd_gpio = TRIMSLICE_GPIO_SD4_CD, | |
72 | .wp_gpio = TRIMSLICE_GPIO_SD4_WP, | |
73 | .power_gpio = -1, | |
74 | }; | |
cca414b2 MR |
75 | |
76 | static struct platform_device *trimslice_devices[] __initdata = { | |
77 | &debug_uart, | |
f02726a7 MR |
78 | &tegra_sdhci_device1, |
79 | &tegra_sdhci_device4, | |
cca414b2 MR |
80 | }; |
81 | ||
bea2d6b8 MR |
82 | static struct tegra_i2c_platform_data trimslice_i2c1_platform_data = { |
83 | .bus_clk_rate = 400000, | |
84 | }; | |
85 | ||
86 | static struct tegra_i2c_platform_data trimslice_i2c2_platform_data = { | |
87 | .bus_clk_rate = 400000, | |
88 | }; | |
89 | ||
90 | static struct tegra_i2c_platform_data trimslice_i2c3_platform_data = { | |
91 | .bus_clk_rate = 400000, | |
92 | }; | |
93 | ||
94 | static struct i2c_board_info trimslice_i2c3_board_info[] = { | |
95 | { | |
96 | I2C_BOARD_INFO("tlv320aic23", 0x1a), | |
97 | }, | |
98 | { | |
99 | I2C_BOARD_INFO("em3027", 0x56), | |
100 | }, | |
101 | }; | |
102 | ||
103 | static void trimslice_i2c_init(void) | |
104 | { | |
105 | tegra_i2c_device1.dev.platform_data = &trimslice_i2c1_platform_data; | |
106 | tegra_i2c_device2.dev.platform_data = &trimslice_i2c2_platform_data; | |
107 | tegra_i2c_device3.dev.platform_data = &trimslice_i2c3_platform_data; | |
108 | ||
109 | platform_device_register(&tegra_i2c_device1); | |
110 | platform_device_register(&tegra_i2c_device2); | |
111 | platform_device_register(&tegra_i2c_device3); | |
112 | ||
113 | i2c_register_board_info(2, trimslice_i2c3_board_info, | |
114 | ARRAY_SIZE(trimslice_i2c3_board_info)); | |
115 | } | |
116 | ||
cca414b2 MR |
117 | static void __init tegra_trimslice_fixup(struct machine_desc *desc, |
118 | struct tag *tags, char **cmdline, struct meminfo *mi) | |
119 | { | |
120 | mi->nr_banks = 2; | |
121 | mi->bank[0].start = PHYS_OFFSET; | |
122 | mi->bank[0].size = 448 * SZ_1M; | |
123 | mi->bank[1].start = SZ_512M; | |
124 | mi->bank[1].size = SZ_512M; | |
125 | } | |
126 | ||
127 | static __initdata struct tegra_clk_init_table trimslice_clk_init_table[] = { | |
128 | /* name parent rate enabled */ | |
129 | { "uarta", "pll_p", 216000000, true }, | |
130 | { NULL, NULL, 0, 0}, | |
131 | }; | |
132 | ||
133 | static int __init tegra_trimslice_pci_init(void) | |
134 | { | |
d5fdafd3 MR |
135 | if (!machine_is_trimslice()) |
136 | return 0; | |
137 | ||
cca414b2 MR |
138 | return tegra_pcie_init(true, true); |
139 | } | |
140 | subsys_initcall(tegra_trimslice_pci_init); | |
141 | ||
142 | static void __init tegra_trimslice_init(void) | |
143 | { | |
cca414b2 MR |
144 | tegra_clk_init_from_table(trimslice_clk_init_table); |
145 | ||
146 | trimslice_pinmux_init(); | |
147 | ||
f02726a7 MR |
148 | tegra_sdhci_device1.dev.platform_data = &sdhci_pdata1; |
149 | tegra_sdhci_device4.dev.platform_data = &sdhci_pdata4; | |
150 | ||
cca414b2 | 151 | platform_add_devices(trimslice_devices, ARRAY_SIZE(trimslice_devices)); |
bea2d6b8 MR |
152 | |
153 | trimslice_i2c_init(); | |
cca414b2 MR |
154 | } |
155 | ||
156 | MACHINE_START(TRIMSLICE, "trimslice") | |
157 | .boot_params = 0x00000100, | |
158 | .fixup = tegra_trimslice_fixup, | |
cca414b2 | 159 | .map_io = tegra_map_common_io, |
0cf6230a CC |
160 | .init_early = tegra_init_early, |
161 | .init_irq = tegra_init_irq, | |
cca414b2 | 162 | .timer = &tegra_timer, |
0cf6230a | 163 | .init_machine = tegra_trimslice_init, |
cca414b2 | 164 | MACHINE_END |