Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * ssp.h | |
3 | * | |
4 | * Copyright (C) 2003 Russell King, All Rights Reserved. | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation. | |
9 | * | |
10 | * This driver supports the following PXA CPU/SSP ports:- | |
11 | * | |
12 | * PXA250 SSP | |
13 | * PXA255 SSP, NSSP | |
14 | * PXA26x SSP, NSSP, ASSP | |
15 | * PXA27x SSP1, SSP2, SSP3 | |
88286450 | 16 | * PXA3xx SSP1, SSP2, SSP3, SSP4 |
1da177e4 LT |
17 | */ |
18 | ||
88286450 | 19 | #ifndef __ASM_ARCH_SSP_H |
20 | #define __ASM_ARCH_SSP_H | |
21 | ||
22 | #include <linux/list.h> | |
63bef547 | 23 | #include <linux/io.h> |
88286450 | 24 | |
83f28896 EM |
25 | /* |
26 | * SSP Serial Port Registers | |
27 | * PXA250, PXA255, PXA26x and PXA27x SSP controllers are all slightly different. | |
28 | * PXA255, PXA26x and PXA27x have extra ports, registers and bits. | |
29 | */ | |
30 | ||
31 | #define SSCR0 (0x00) /* SSP Control Register 0 */ | |
32 | #define SSCR1 (0x04) /* SSP Control Register 1 */ | |
33 | #define SSSR (0x08) /* SSP Status Register */ | |
34 | #define SSITR (0x0C) /* SSP Interrupt Test Register */ | |
35 | #define SSDR (0x10) /* SSP Data Write/Data Read Register */ | |
36 | ||
37 | #define SSTO (0x28) /* SSP Time Out Register */ | |
38 | #define SSPSP (0x2C) /* SSP Programmable Serial Protocol */ | |
39 | #define SSTSA (0x30) /* SSP Tx Timeslot Active */ | |
40 | #define SSRSA (0x34) /* SSP Rx Timeslot Active */ | |
41 | #define SSTSS (0x38) /* SSP Timeslot Status */ | |
42 | #define SSACD (0x3C) /* SSP Audio Clock Divider */ | |
43 | ||
44 | #if defined(CONFIG_PXA3xx) | |
45 | #define SSACDD (0x40) /* SSP Audio Clock Dither Divider */ | |
46 | #endif | |
47 | ||
48 | /* Common PXA2xx bits first */ | |
49 | #define SSCR0_DSS (0x0000000f) /* Data Size Select (mask) */ | |
50 | #define SSCR0_DataSize(x) ((x) - 1) /* Data Size Select [4..16] */ | |
51 | #define SSCR0_FRF (0x00000030) /* FRame Format (mask) */ | |
52 | #define SSCR0_Motorola (0x0 << 4) /* Motorola's Serial Peripheral Interface (SPI) */ | |
53 | #define SSCR0_TI (0x1 << 4) /* Texas Instruments' Synchronous Serial Protocol (SSP) */ | |
54 | #define SSCR0_National (0x2 << 4) /* National Microwire */ | |
55 | #define SSCR0_ECS (1 << 6) /* External clock select */ | |
56 | #define SSCR0_SSE (1 << 7) /* Synchronous Serial Port Enable */ | |
57 | #define SSCR0_SCR(x) ((x) << 8) /* Serial Clock Rate (mask) */ | |
58 | ||
59 | #if defined(CONFIG_PXA27x) || defined(CONFIG_PXA3xx) | |
60 | #define SSCR0_EDSS (1 << 20) /* Extended data size select */ | |
61 | #define SSCR0_NCS (1 << 21) /* Network clock select */ | |
62 | #define SSCR0_RIM (1 << 22) /* Receive FIFO overrrun interrupt mask */ | |
63 | #define SSCR0_TUM (1 << 23) /* Transmit FIFO underrun interrupt mask */ | |
64 | #define SSCR0_FRDC (0x07000000) /* Frame rate divider control (mask) */ | |
65 | #define SSCR0_SlotsPerFrm(x) (((x) - 1) << 24) /* Time slots per frame [1..8] */ | |
66 | #define SSCR0_ACS (1 << 30) /* Audio clock select */ | |
67 | #define SSCR0_MOD (1 << 31) /* Mode (normal or network) */ | |
68 | #endif | |
69 | ||
70 | #if defined(CONFIG_PXA3xx) | |
71 | #define SSCR0_FPCKE (1 << 29) /* FIFO packing enable */ | |
72 | #endif | |
73 | ||
74 | #define SSCR1_RIE (1 << 0) /* Receive FIFO Interrupt Enable */ | |
75 | #define SSCR1_TIE (1 << 1) /* Transmit FIFO Interrupt Enable */ | |
76 | #define SSCR1_LBM (1 << 2) /* Loop-Back Mode */ | |
77 | #define SSCR1_SPO (1 << 3) /* Motorola SPI SSPSCLK polarity setting */ | |
78 | #define SSCR1_SPH (1 << 4) /* Motorola SPI SSPSCLK phase setting */ | |
79 | #define SSCR1_MWDS (1 << 5) /* Microwire Transmit Data Size */ | |
80 | #define SSCR1_TFT (0x000003c0) /* Transmit FIFO Threshold (mask) */ | |
81 | #define SSCR1_TxTresh(x) (((x) - 1) << 6) /* level [1..16] */ | |
82 | #define SSCR1_RFT (0x00003c00) /* Receive FIFO Threshold (mask) */ | |
83 | #define SSCR1_RxTresh(x) (((x) - 1) << 10) /* level [1..16] */ | |
84 | ||
85 | #define SSSR_TNF (1 << 2) /* Transmit FIFO Not Full */ | |
86 | #define SSSR_RNE (1 << 3) /* Receive FIFO Not Empty */ | |
87 | #define SSSR_BSY (1 << 4) /* SSP Busy */ | |
88 | #define SSSR_TFS (1 << 5) /* Transmit FIFO Service Request */ | |
89 | #define SSSR_RFS (1 << 6) /* Receive FIFO Service Request */ | |
90 | #define SSSR_ROR (1 << 7) /* Receive FIFO Overrun */ | |
91 | ||
92 | #define SSCR0_TIM (1 << 23) /* Transmit FIFO Under Run Interrupt Mask */ | |
93 | #define SSCR0_RIM (1 << 22) /* Receive FIFO Over Run interrupt Mask */ | |
94 | #define SSCR0_NCS (1 << 21) /* Network Clock Select */ | |
95 | #define SSCR0_EDSS (1 << 20) /* Extended Data Size Select */ | |
96 | ||
97 | /* extra bits in PXA255, PXA26x and PXA27x SSP ports */ | |
98 | #define SSCR0_TISSP (1 << 4) /* TI Sync Serial Protocol */ | |
99 | #define SSCR0_PSP (3 << 4) /* PSP - Programmable Serial Protocol */ | |
100 | #define SSCR1_TTELP (1 << 31) /* TXD Tristate Enable Last Phase */ | |
101 | #define SSCR1_TTE (1 << 30) /* TXD Tristate Enable */ | |
102 | #define SSCR1_EBCEI (1 << 29) /* Enable Bit Count Error interrupt */ | |
103 | #define SSCR1_SCFR (1 << 28) /* Slave Clock free Running */ | |
104 | #define SSCR1_ECRA (1 << 27) /* Enable Clock Request A */ | |
105 | #define SSCR1_ECRB (1 << 26) /* Enable Clock request B */ | |
106 | #define SSCR1_SCLKDIR (1 << 25) /* Serial Bit Rate Clock Direction */ | |
107 | #define SSCR1_SFRMDIR (1 << 24) /* Frame Direction */ | |
108 | #define SSCR1_RWOT (1 << 23) /* Receive Without Transmit */ | |
109 | #define SSCR1_TRAIL (1 << 22) /* Trailing Byte */ | |
110 | #define SSCR1_TSRE (1 << 21) /* Transmit Service Request Enable */ | |
111 | #define SSCR1_RSRE (1 << 20) /* Receive Service Request Enable */ | |
112 | #define SSCR1_TINTE (1 << 19) /* Receiver Time-out Interrupt enable */ | |
113 | #define SSCR1_PINTE (1 << 18) /* Peripheral Trailing Byte Interupt Enable */ | |
114 | #define SSCR1_IFS (1 << 16) /* Invert Frame Signal */ | |
115 | #define SSCR1_STRF (1 << 15) /* Select FIFO or EFWR */ | |
116 | #define SSCR1_EFWR (1 << 14) /* Enable FIFO Write/Read */ | |
117 | ||
118 | #define SSSR_BCE (1 << 23) /* Bit Count Error */ | |
119 | #define SSSR_CSS (1 << 22) /* Clock Synchronisation Status */ | |
120 | #define SSSR_TUR (1 << 21) /* Transmit FIFO Under Run */ | |
121 | #define SSSR_EOC (1 << 20) /* End Of Chain */ | |
122 | #define SSSR_TINT (1 << 19) /* Receiver Time-out Interrupt */ | |
123 | #define SSSR_PINT (1 << 18) /* Peripheral Trailing Byte Interrupt */ | |
124 | ||
125 | #if defined(CONFIG_PXA3xx) | |
126 | #define SSPSP_EDMYSTOP(x) ((x) << 28) /* Extended Dummy Stop */ | |
127 | #define SSPSP_EDMYSTRT(x) ((x) << 26) /* Extended Dummy Start */ | |
128 | #endif | |
129 | ||
130 | #define SSPSP_FSRT (1 << 25) /* Frame Sync Relative Timing */ | |
131 | #define SSPSP_DMYSTOP(x) ((x) << 23) /* Dummy Stop */ | |
132 | #define SSPSP_SFRMWDTH(x) ((x) << 16) /* Serial Frame Width */ | |
133 | #define SSPSP_SFRMDLY(x) ((x) << 9) /* Serial Frame Delay */ | |
134 | #define SSPSP_DMYSTRT(x) ((x) << 7) /* Dummy Start */ | |
135 | #define SSPSP_STRTDLY(x) ((x) << 4) /* Start Delay */ | |
136 | #define SSPSP_ETDS (1 << 3) /* End of Transfer data State */ | |
137 | #define SSPSP_SFRMP (1 << 2) /* Serial Frame Polarity */ | |
138 | #define SSPSP_SCMODE(x) ((x) << 0) /* Serial Bit Rate Clock Mode */ | |
139 | ||
140 | #define SSACD_SCDB (1 << 3) /* SSPSYSCLK Divider Bypass */ | |
141 | #define SSACD_ACPS(x) ((x) << 4) /* Audio clock PLL select */ | |
142 | #define SSACD_ACDS(x) ((x) << 0) /* Audio clock divider select */ | |
143 | #if defined(CONFIG_PXA3xx) | |
144 | #define SSACD_SCDX8 (1 << 7) /* SYSCLK division ratio select */ | |
145 | #endif | |
146 | ||
88286450 | 147 | enum pxa_ssp_type { |
148 | SSP_UNDEFINED = 0, | |
149 | PXA25x_SSP, /* pxa 210, 250, 255, 26x */ | |
150 | PXA25x_NSSP, /* pxa 255, 26x (including ASSP) */ | |
151 | PXA27x_SSP, | |
152 | }; | |
153 | ||
154 | struct ssp_device { | |
155 | struct platform_device *pdev; | |
156 | struct list_head node; | |
157 | ||
158 | struct clk *clk; | |
159 | void __iomem *mmio_base; | |
160 | unsigned long phys_base; | |
161 | ||
162 | const char *label; | |
163 | int port_id; | |
164 | int type; | |
165 | int use_count; | |
166 | int irq; | |
167 | int drcmr_rx; | |
168 | int drcmr_tx; | |
169 | }; | |
1da177e4 | 170 | |
63bef547 MB |
171 | /** |
172 | * ssp_write_reg - Write to a SSP register | |
173 | * | |
174 | * @dev: SSP device to access | |
175 | * @reg: Register to write to | |
176 | * @val: Value to be written. | |
177 | */ | |
178 | static inline void ssp_write_reg(struct ssp_device *dev, u32 reg, u32 val) | |
179 | { | |
180 | __raw_writel(val, dev->mmio_base + reg); | |
181 | } | |
182 | ||
183 | /** | |
184 | * ssp_read_reg - Read from a SSP register | |
185 | * | |
186 | * @dev: SSP device to access | |
187 | * @reg: Register to read from | |
188 | */ | |
189 | static inline u32 ssp_read_reg(struct ssp_device *dev, u32 reg) | |
190 | { | |
191 | return __raw_readl(dev->mmio_base + reg); | |
192 | } | |
193 | ||
88286450 | 194 | struct ssp_device *ssp_request(int port, const char *label); |
195 | void ssp_free(struct ssp_device *); | |
196 | #endif /* __ASM_ARCH_SSP_H */ |