Commit | Line | Data |
---|---|---|
58862699 | 1 | /* linux/arch/arm/plat-s3c24xx/sleep.S |
a21765a7 BD |
2 | * |
3 | * Copyright (c) 2004 Simtec Electronics | |
4 | * Ben Dooks <ben@simtec.co.uk> | |
5 | * | |
6 | * S3C2410 Power Manager (Suspend-To-RAM) support | |
7 | * | |
8 | * Based on PXA/SA1100 sleep code by: | |
9 | * Nicolas Pitre, (c) 2002 Monta Vista Software Inc | |
10 | * Cliff Brake, (c) 2001 | |
11 | * | |
12 | * This program is free software; you can redistribute it and/or modify | |
13 | * it under the terms of the GNU General Public License as published by | |
14 | * the Free Software Foundation; either version 2 of the License, or | |
15 | * (at your option) any later version. | |
16 | * | |
17 | * This program is distributed in the hope that it will be useful, | |
18 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
19 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
20 | * GNU General Public License for more details. | |
21 | * | |
22 | * You should have received a copy of the GNU General Public License | |
23 | * along with this program; if not, write to the Free Software | |
24 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
25 | */ | |
26 | ||
27 | #include <linux/linkage.h> | |
28 | #include <asm/assembler.h> | |
a09e64fb RK |
29 | #include <mach/hardware.h> |
30 | #include <mach/map.h> | |
a21765a7 | 31 | |
a09e64fb RK |
32 | #include <mach/regs-gpio.h> |
33 | #include <mach/regs-clock.h> | |
34 | #include <mach/regs-mem.h> | |
a2b7ba9c | 35 | #include <plat/regs-serial.h> |
a21765a7 BD |
36 | |
37 | /* CONFIG_DEBUG_RESUME is dangerous if your bootloader does not | |
38 | * reset the UART configuration, only enable if you really need this! | |
39 | */ | |
40 | //#define CONFIG_DEBUG_RESUME | |
41 | ||
42 | .text | |
43 | ||
6c729af9 BD |
44 | /* sleep magic, to allow the bootloader to check for an valid |
45 | * image to resume to. Must be the first word before the | |
ef30e144 | 46 | * s3c_cpu_resume entry. |
6c729af9 BD |
47 | */ |
48 | ||
49 | .word 0x2bedf00d | |
50 | ||
ef30e144 | 51 | /* s3c_cpu_resume |
a21765a7 BD |
52 | * |
53 | * resume code entry for bootloader to call | |
a21765a7 BD |
54 | */ |
55 | ||
ef30e144 | 56 | ENTRY(s3c_cpu_resume) |
a21765a7 BD |
57 | mov r0, #PSR_I_BIT | PSR_F_BIT | SVC_MODE |
58 | msr cpsr_c, r0 | |
59 | ||
60 | @@ load UART to allow us to print the two characters for | |
61 | @@ resume debug | |
62 | ||
63 | mov r2, #S3C24XX_PA_UART & 0xff000000 | |
64 | orr r2, r2, #S3C24XX_PA_UART & 0xff000 | |
65 | ||
66 | #if 0 | |
67 | /* SMDK2440 LED set */ | |
68 | mov r14, #S3C24XX_PA_GPIO | |
69 | ldr r12, [ r14, #0x54 ] | |
70 | bic r12, r12, #3<<4 | |
71 | orr r12, r12, #1<<7 | |
72 | str r12, [ r14, #0x54 ] | |
73 | #endif | |
74 | ||
75 | #ifdef CONFIG_DEBUG_RESUME | |
76 | mov r3, #'L' | |
77 | strb r3, [ r2, #S3C2410_UTXH ] | |
78 | 1001: | |
79 | ldrb r14, [ r3, #S3C2410_UTRSTAT ] | |
80 | tst r14, #S3C2410_UTRSTAT_TXE | |
81 | beq 1001b | |
82 | #endif /* CONFIG_DEBUG_RESUME */ | |
83 | ||
2e2f3d37 | 84 | b cpu_resume |