Commit | Line | Data |
---|---|---|
03089688 WD |
1 | /* |
2 | * Copyright (C) 2012 ARM Ltd. | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify | |
5 | * it under the terms of the GNU General Public License version 2 as | |
6 | * published by the Free Software Foundation. | |
7 | * | |
8 | * This program is distributed in the hope that it will be useful, | |
9 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
10 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
11 | * GNU General Public License for more details. | |
12 | * | |
13 | * You should have received a copy of the GNU General Public License | |
14 | * along with this program. If not, see <http://www.gnu.org/licenses/>. | |
15 | */ | |
16 | ||
17 | #ifndef __ASM_PERF_EVENT_H | |
18 | #define __ASM_PERF_EVENT_H | |
19 | ||
b8cfadfc SZ |
20 | #define ARMV8_PMU_MAX_COUNTERS 32 |
21 | #define ARMV8_PMU_COUNTER_MASK (ARMV8_PMU_MAX_COUNTERS - 1) | |
22 | ||
23 | /* | |
24 | * Per-CPU PMCR: config reg | |
25 | */ | |
26 | #define ARMV8_PMU_PMCR_E (1 << 0) /* Enable all counters */ | |
27 | #define ARMV8_PMU_PMCR_P (1 << 1) /* Reset all counters */ | |
28 | #define ARMV8_PMU_PMCR_C (1 << 2) /* Cycle counter reset */ | |
29 | #define ARMV8_PMU_PMCR_D (1 << 3) /* CCNT counts every 64th cpu cycle */ | |
30 | #define ARMV8_PMU_PMCR_X (1 << 4) /* Export to ETM */ | |
31 | #define ARMV8_PMU_PMCR_DP (1 << 5) /* Disable CCNT if non-invasive debug*/ | |
32 | #define ARMV8_PMU_PMCR_LC (1 << 6) /* Overflow on 64 bit cycle counter */ | |
33 | #define ARMV8_PMU_PMCR_N_SHIFT 11 /* Number of counters supported */ | |
34 | #define ARMV8_PMU_PMCR_N_MASK 0x1f | |
35 | #define ARMV8_PMU_PMCR_MASK 0x7f /* Mask for writable bits */ | |
36 | ||
37 | /* | |
38 | * PMOVSR: counters overflow flag status reg | |
39 | */ | |
40 | #define ARMV8_PMU_OVSR_MASK 0xffffffff /* Mask for writable bits */ | |
41 | #define ARMV8_PMU_OVERFLOWED_MASK ARMV8_PMU_OVSR_MASK | |
42 | ||
43 | /* | |
44 | * PMXEVTYPER: Event selection reg | |
45 | */ | |
46 | #define ARMV8_PMU_EVTYPE_MASK 0xc800ffff /* Mask for writable bits */ | |
47 | #define ARMV8_PMU_EVTYPE_EVENT 0xffff /* Mask for EVENT bits */ | |
48 | ||
49 | #define ARMV8_PMU_EVTYPE_EVENT_SW_INCR 0 /* Software increment event */ | |
50 | ||
51 | /* | |
52 | * Event filters for PMUv3 | |
53 | */ | |
54 | #define ARMV8_PMU_EXCLUDE_EL1 (1 << 31) | |
55 | #define ARMV8_PMU_EXCLUDE_EL0 (1 << 30) | |
56 | #define ARMV8_PMU_INCLUDE_EL2 (1 << 27) | |
57 | ||
58 | /* | |
59 | * PMUSERENR: user enable reg | |
60 | */ | |
61 | #define ARMV8_PMU_USERENR_MASK 0xf /* Mask for writable bits */ | |
62 | #define ARMV8_PMU_USERENR_EN (1 << 0) /* PMU regs can be accessed at EL0 */ | |
63 | #define ARMV8_PMU_USERENR_SW (1 << 1) /* PMSWINC can be written at EL0 */ | |
64 | #define ARMV8_PMU_USERENR_CR (1 << 2) /* Cycle counter can be read at EL0 */ | |
65 | #define ARMV8_PMU_USERENR_ER (1 << 3) /* Event counter can be read at EL0 */ | |
66 | ||
52da443e | 67 | #ifdef CONFIG_PERF_EVENTS |
75e42462 MZ |
68 | struct pt_regs; |
69 | extern unsigned long perf_instruction_pointer(struct pt_regs *regs); | |
70 | extern unsigned long perf_misc_flags(struct pt_regs *regs); | |
71 | #define perf_misc_flags(regs) perf_misc_flags(regs) | |
72 | #endif | |
03089688 | 73 | |
5b09a094 HP |
74 | #define perf_arch_fetch_caller_regs(regs, __ip) { \ |
75 | (regs)->pc = (__ip); \ | |
76 | (regs)->regs[29] = (unsigned long) __builtin_frame_address(0); \ | |
77 | (regs)->sp = current_stack_pointer; \ | |
78 | (regs)->pstate = PSR_MODE_EL1h; \ | |
79 | } | |
80 | ||
03089688 | 81 | #endif |