Merge git://git.kernel.org/pub/scm/linux/kernel/git/sfrench/cifs-2.6
[deliverable/linux.git] / arch / blackfin / mach-bf533 / boards / stamp.c
CommitLineData
1394f032
BW
1/*
2 * File: arch/blackfin/mach-bf533/stamp.c
3 * Based on: arch/blackfin/mach-bf533/ezkit.c
4 * Author: Aidan Williams <aidan@nicta.com.au>
5 *
6 * Created: 2005
7 * Description: Board Info File for the BF533-STAMP
8 *
9 * Modified:
10 * Copyright 2005 National ICT Australia (NICTA)
11 * Copyright 2004-2006 Analog Devices Inc.
12 *
13 * Bugs: Enter bugs at http://blackfin.uclinux.org/
14 *
15 * This program is free software; you can redistribute it and/or modify
16 * it under the terms of the GNU General Public License as published by
17 * the Free Software Foundation; either version 2 of the License, or
18 * (at your option) any later version.
19 *
20 * This program is distributed in the hope that it will be useful,
21 * but WITHOUT ANY WARRANTY; without even the implied warranty of
22 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
23 * GNU General Public License for more details.
24 *
25 * You should have received a copy of the GNU General Public License
26 * along with this program; if not, see the file COPYING, or write
27 * to the Free Software Foundation, Inc.,
28 * 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
29 */
30
31#include <linux/device.h>
32#include <linux/platform_device.h>
33#include <linux/mtd/mtd.h>
34#include <linux/mtd/partitions.h>
de8c43f2 35#include <linux/mtd/physmap.h>
1394f032
BW
36#include <linux/spi/spi.h>
37#include <linux/spi/flash.h>
38#if defined(CONFIG_USB_ISP1362_HCD) || defined(CONFIG_USB_ISP1362_HCD_MODULE)
f02bcec5 39#include <linux/usb/isp1362.h>
1394f032 40#endif
1f83b8f1 41#include <linux/irq.h>
81d9c7f2 42#include <linux/i2c.h>
c6c4d7bb 43#include <asm/dma.h>
1394f032 44#include <asm/bfin5xx_spi.h>
c6c4d7bb 45#include <asm/reboot.h>
5d448dd5 46#include <asm/portmux.h>
14b03204 47#include <asm/dpmc.h>
1394f032
BW
48
49/*
50 * Name the Board for the /proc/cpuinfo
51 */
fe85cad2 52const char bfin_board_name[] = "ADI BF533-STAMP";
1394f032
BW
53
54#if defined(CONFIG_RTC_DRV_BFIN) || defined(CONFIG_RTC_DRV_BFIN_MODULE)
55static struct platform_device rtc_device = {
56 .name = "rtc-bfin",
57 .id = -1,
58};
59#endif
60
61/*
62 * Driver needs to know address, irq and flag pin.
63 */
64#if defined(CONFIG_SMC91X) || defined(CONFIG_SMC91X_MODULE)
65static struct resource smc91x_resources[] = {
66 {
67 .name = "smc91x-regs",
68 .start = 0x20300300,
69 .end = 0x20300300 + 16,
70 .flags = IORESOURCE_MEM,
1f83b8f1 71 }, {
1394f032
BW
72 .start = IRQ_PF7,
73 .end = IRQ_PF7,
74 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL,
75 },
76};
77
78static struct platform_device smc91x_device = {
79 .name = "smc91x",
80 .id = 0,
81 .num_resources = ARRAY_SIZE(smc91x_resources),
82 .resource = smc91x_resources,
83};
84#endif
85
c6c4d7bb
BW
86#if defined(CONFIG_FB_BFIN_7393) || defined(CONFIG_FB_BFIN_7393_MODULE)
87static struct platform_device bfin_fb_adv7393_device = {
88 .name = "bfin-adv7393",
89};
90#endif
91
1394f032
BW
92#if defined(CONFIG_USB_NET2272) || defined(CONFIG_USB_NET2272_MODULE)
93static struct resource net2272_bfin_resources[] = {
94 {
95 .start = 0x20300000,
96 .end = 0x20300000 + 0x100,
97 .flags = IORESOURCE_MEM,
1f83b8f1 98 }, {
1394f032
BW
99 .start = IRQ_PF10,
100 .end = IRQ_PF10,
101 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL,
102 },
103};
104
105static struct platform_device net2272_bfin_device = {
106 .name = "net2272",
107 .id = -1,
108 .num_resources = ARRAY_SIZE(net2272_bfin_resources),
109 .resource = net2272_bfin_resources,
110};
111#endif
112
9cd9c616 113#if defined(CONFIG_MTD_BFIN_ASYNC) || defined(CONFIG_MTD_BFIN_ASYNC_MODULE)
de8c43f2
MF
114static struct mtd_partition stamp_partitions[] = {
115 {
aa582977 116 .name = "bootloader(nor)",
edf05641 117 .size = 0x40000,
de8c43f2
MF
118 .offset = 0,
119 }, {
aa582977 120 .name = "linux kernel(nor)",
6ecb5b6d 121 .size = 0x180000,
de8c43f2
MF
122 .offset = MTDPART_OFS_APPEND,
123 }, {
aa582977 124 .name = "file system(nor)",
de8c43f2
MF
125 .size = MTDPART_SIZ_FULL,
126 .offset = MTDPART_OFS_APPEND,
127 }
128};
129
130static struct physmap_flash_data stamp_flash_data = {
131 .width = 2,
132 .parts = stamp_partitions,
133 .nr_parts = ARRAY_SIZE(stamp_partitions),
134};
135
136static struct resource stamp_flash_resource[] = {
137 {
138 .name = "cfi_probe",
139 .start = 0x20000000,
140 .end = 0x203fffff,
141 .flags = IORESOURCE_MEM,
142 }, {
9cd9c616
MF
143 .start = 0x7BB07BB0, /* AMBCTL0 setting when accessing flash */
144 .end = 0x7BB07BB0, /* AMBCTL1 setting when accessing flash */
145 .flags = IORESOURCE_MEM,
146 }, {
147 .start = GPIO_PF0,
de8c43f2
MF
148 .flags = IORESOURCE_IRQ,
149 }
150};
151
152static struct platform_device stamp_flash_device = {
9cd9c616 153 .name = "bfin-async-flash",
de8c43f2
MF
154 .id = 0,
155 .dev = {
156 .platform_data = &stamp_flash_data,
157 },
158 .num_resources = ARRAY_SIZE(stamp_flash_resource),
159 .resource = stamp_flash_resource,
160};
793dc27b 161#endif
de8c43f2 162
1394f032
BW
163#if defined(CONFIG_MTD_M25P80) || defined(CONFIG_MTD_M25P80_MODULE)
164static struct mtd_partition bfin_spi_flash_partitions[] = {
165 {
aa582977 166 .name = "bootloader(spi)",
edf05641 167 .size = 0x00040000,
1394f032
BW
168 .offset = 0,
169 .mask_flags = MTD_CAP_ROM
1f83b8f1 170 }, {
aa582977 171 .name = "linux kernel(spi)",
6ecb5b6d 172 .size = 0x180000,
edf05641 173 .offset = MTDPART_OFS_APPEND,
1f83b8f1 174 }, {
aa582977 175 .name = "file system(spi)",
edf05641
MF
176 .size = MTDPART_SIZ_FULL,
177 .offset = MTDPART_OFS_APPEND,
1394f032
BW
178 }
179};
180
181static struct flash_platform_data bfin_spi_flash_data = {
182 .name = "m25p80",
183 .parts = bfin_spi_flash_partitions,
184 .nr_parts = ARRAY_SIZE(bfin_spi_flash_partitions),
185 .type = "m25p64",
186};
187
188/* SPI flash chip (m25p64) */
189static struct bfin5xx_spi_chip spi_flash_chip_info = {
190 .enable_dma = 0, /* use dma transfer with this chip*/
191 .bits_per_word = 8,
192};
193#endif
194
a261eec0 195#if defined(CONFIG_BFIN_SPI_ADC) || defined(CONFIG_BFIN_SPI_ADC_MODULE)
1394f032
BW
196/* SPI ADC chip */
197static struct bfin5xx_spi_chip spi_adc_chip_info = {
198 .enable_dma = 1, /* use dma transfer with this chip*/
199 .bits_per_word = 16,
200};
201#endif
202
203#if defined(CONFIG_SND_BLACKFIN_AD1836) || defined(CONFIG_SND_BLACKFIN_AD1836_MODULE)
204static struct bfin5xx_spi_chip ad1836_spi_chip_info = {
205 .enable_dma = 0,
206 .bits_per_word = 16,
207};
208#endif
209
210#if defined(CONFIG_PBX)
211static struct bfin5xx_spi_chip spi_si3xxx_chip_info = {
212 .ctl_reg = 0x4, /* send zero */
213 .enable_dma = 0,
214 .bits_per_word = 8,
215 .cs_change_per_word = 1,
216};
217#endif
218
6e668936
MH
219#if defined(CONFIG_SPI_SPIDEV) || defined(CONFIG_SPI_SPIDEV_MODULE)
220static struct bfin5xx_spi_chip spidev_chip_info = {
221 .enable_dma = 0,
222 .bits_per_word = 8,
223};
224#endif
225
1394f032
BW
226static struct spi_board_info bfin_spi_board_info[] __initdata = {
227#if defined(CONFIG_MTD_M25P80) || defined(CONFIG_MTD_M25P80_MODULE)
228 {
229 /* the modalias must be the same as spi device driver name */
230 .modalias = "m25p80", /* Name of spi_driver for this device */
231 .max_speed_hz = 25000000, /* max spi clock (SCK) speed in HZ */
c6c4d7bb 232 .bus_num = 0, /* Framework bus number */
1394f032
BW
233 .chip_select = 2, /* Framework chip select. On STAMP537 it is SPISSEL2*/
234 .platform_data = &bfin_spi_flash_data,
235 .controller_data = &spi_flash_chip_info,
236 .mode = SPI_MODE_3,
237 },
238#endif
239
a261eec0 240#if defined(CONFIG_BFIN_SPI_ADC) || defined(CONFIG_BFIN_SPI_ADC_MODULE)
1394f032
BW
241 {
242 .modalias = "bfin_spi_adc", /* Name of spi_driver for this device */
243 .max_speed_hz = 6250000, /* max spi clock (SCK) speed in HZ */
c6c4d7bb 244 .bus_num = 0, /* Framework bus number */
1394f032
BW
245 .chip_select = 1, /* Framework chip select. */
246 .platform_data = NULL, /* No spi_driver specific config */
247 .controller_data = &spi_adc_chip_info,
248 },
249#endif
250
251#if defined(CONFIG_SND_BLACKFIN_AD1836) || defined(CONFIG_SND_BLACKFIN_AD1836_MODULE)
252 {
253 .modalias = "ad1836-spi",
254 .max_speed_hz = 31250000, /* max spi clock (SCK) speed in HZ */
c6c4d7bb 255 .bus_num = 0,
1394f032
BW
256 .chip_select = CONFIG_SND_BLACKFIN_SPI_PFBIT,
257 .controller_data = &ad1836_spi_chip_info,
258 },
259#endif
260
261#if defined(CONFIG_PBX)
262 {
1f83b8f1
MF
263 .modalias = "fxs-spi",
264 .max_speed_hz = 12500000, /* max spi clock (SCK) speed in HZ */
c6c4d7bb
BW
265 .bus_num = 0,
266 .chip_select = 8 - CONFIG_J11_JUMPER,
1f83b8f1 267 .controller_data = &spi_si3xxx_chip_info,
1394f032
BW
268 .mode = SPI_MODE_3,
269 },
270 {
1f83b8f1
MF
271 .modalias = "fxo-spi",
272 .max_speed_hz = 12500000, /* max spi clock (SCK) speed in HZ */
c6c4d7bb
BW
273 .bus_num = 0,
274 .chip_select = 8 - CONFIG_J19_JUMPER,
1f83b8f1 275 .controller_data = &spi_si3xxx_chip_info,
1394f032
BW
276 .mode = SPI_MODE_3,
277 },
278#endif
279
6e668936
MH
280#if defined(CONFIG_SPI_SPIDEV) || defined(CONFIG_SPI_SPIDEV_MODULE)
281 {
282 .modalias = "spidev",
283 .max_speed_hz = 3125000, /* max spi clock (SCK) speed in HZ */
284 .bus_num = 0,
285 .chip_select = 1,
286 .controller_data = &spidev_chip_info,
287 },
288#endif
1394f032
BW
289};
290
5bda2723 291#if defined(CONFIG_SPI_BFIN) || defined(CONFIG_SPI_BFIN_MODULE)
c6c4d7bb
BW
292/* SPI (0) */
293static struct resource bfin_spi0_resource[] = {
294 [0] = {
295 .start = SPI0_REGBASE,
296 .end = SPI0_REGBASE + 0xFF,
297 .flags = IORESOURCE_MEM,
298 },
299 [1] = {
300 .start = CH_SPI,
301 .end = CH_SPI,
53122693
YL
302 .flags = IORESOURCE_DMA,
303 },
304 [2] = {
305 .start = IRQ_SPI,
306 .end = IRQ_SPI,
c6c4d7bb
BW
307 .flags = IORESOURCE_IRQ,
308 }
309};
310
1394f032 311/* SPI controller data */
c6c4d7bb 312static struct bfin5xx_spi_master bfin_spi0_info = {
1394f032
BW
313 .num_chipselect = 8,
314 .enable_dma = 1, /* master has the ability to do dma transfer */
5d448dd5 315 .pin_req = {P_SPI0_SCK, P_SPI0_MISO, P_SPI0_MOSI, 0},
1394f032
BW
316};
317
c6c4d7bb
BW
318static struct platform_device bfin_spi0_device = {
319 .name = "bfin-spi",
320 .id = 0, /* Bus number */
321 .num_resources = ARRAY_SIZE(bfin_spi0_resource),
322 .resource = bfin_spi0_resource,
1394f032 323 .dev = {
c6c4d7bb 324 .platform_data = &bfin_spi0_info, /* Passed to driver */
1394f032
BW
325 },
326};
327#endif /* spi master and devices */
328
329#if defined(CONFIG_FB_BF537_LQ035) || defined(CONFIG_FB_BF537_LQ035_MODULE)
330static struct platform_device bfin_fb_device = {
331 .name = "bf537-fb",
332};
333#endif
334
335#if defined(CONFIG_SERIAL_BFIN) || defined(CONFIG_SERIAL_BFIN_MODULE)
336static struct resource bfin_uart_resources[] = {
337 {
338 .start = 0xFFC00400,
339 .end = 0xFFC004FF,
340 .flags = IORESOURCE_MEM,
341 },
342};
343
344static struct platform_device bfin_uart_device = {
345 .name = "bfin-uart",
346 .id = 1,
347 .num_resources = ARRAY_SIZE(bfin_uart_resources),
348 .resource = bfin_uart_resources,
349};
350#endif
351
5be36d22 352#if defined(CONFIG_BFIN_SIR) || defined(CONFIG_BFIN_SIR_MODULE)
5be36d22 353#ifdef CONFIG_BFIN_SIR0
42bd8bcb 354static struct resource bfin_sir0_resources[] = {
5be36d22
GY
355 {
356 .start = 0xFFC00400,
357 .end = 0xFFC004FF,
358 .flags = IORESOURCE_MEM,
359 },
42bd8bcb
GY
360 {
361 .start = IRQ_UART0_RX,
362 .end = IRQ_UART0_RX+1,
363 .flags = IORESOURCE_IRQ,
364 },
365 {
366 .start = CH_UART0_RX,
367 .end = CH_UART0_RX+1,
368 .flags = IORESOURCE_DMA,
369 },
5be36d22
GY
370};
371
42bd8bcb 372static struct platform_device bfin_sir0_device = {
5be36d22
GY
373 .name = "bfin_sir",
374 .id = 0,
42bd8bcb
GY
375 .num_resources = ARRAY_SIZE(bfin_sir0_resources),
376 .resource = bfin_sir0_resources,
5be36d22
GY
377};
378#endif
42bd8bcb 379#endif
5be36d22 380
1394f032
BW
381#if defined(CONFIG_SERIAL_BFIN_SPORT) || defined(CONFIG_SERIAL_BFIN_SPORT_MODULE)
382static struct platform_device bfin_sport0_uart_device = {
383 .name = "bfin-sport-uart",
384 .id = 0,
385};
386
387static struct platform_device bfin_sport1_uart_device = {
388 .name = "bfin-sport-uart",
389 .id = 1,
390};
391#endif
392
2463ef22
MH
393#if defined(CONFIG_KEYBOARD_GPIO) || defined(CONFIG_KEYBOARD_GPIO_MODULE)
394#include <linux/input.h>
395#include <linux/gpio_keys.h>
396
397static struct gpio_keys_button bfin_gpio_keys_table[] = {
f1bceb47
MH
398 {BTN_0, GPIO_PF5, 0, "gpio-keys: BTN0"},
399 {BTN_1, GPIO_PF6, 0, "gpio-keys: BTN1"},
400 {BTN_2, GPIO_PF8, 0, "gpio-keys: BTN2"},
2463ef22
MH
401};
402
403static struct gpio_keys_platform_data bfin_gpio_keys_data = {
404 .buttons = bfin_gpio_keys_table,
405 .nbuttons = ARRAY_SIZE(bfin_gpio_keys_table),
406};
407
408static struct platform_device bfin_device_gpiokeys = {
409 .name = "gpio-keys",
410 .dev = {
411 .platform_data = &bfin_gpio_keys_data,
412 },
413};
414#endif
415
cad2ab65
MF
416static struct resource bfin_gpios_resources = {
417 .start = 0,
418 .end = MAX_BLACKFIN_GPIOS - 1,
419 .flags = IORESOURCE_IRQ,
420};
421
422static struct platform_device bfin_gpios_device = {
423 .name = "simple-gpio",
424 .id = -1,
425 .num_resources = 1,
426 .resource = &bfin_gpios_resources,
427};
428
e3163954
BW
429#if defined(CONFIG_I2C_GPIO) || defined(CONFIG_I2C_GPIO_MODULE)
430#include <linux/i2c-gpio.h>
431
432static struct i2c_gpio_platform_data i2c_gpio_data = {
433 .sda_pin = 2,
434 .scl_pin = 3,
435 .sda_is_open_drain = 0,
436 .scl_is_open_drain = 0,
437 .udelay = 40,
438};
439
440static struct platform_device i2c_gpio_device = {
441 .name = "i2c-gpio",
442 .id = 0,
443 .dev = {
444 .platform_data = &i2c_gpio_data,
445 },
446};
447#endif
448
81d9c7f2
BW
449static struct i2c_board_info __initdata bfin_i2c_board_info[] = {
450#if defined(CONFIG_JOYSTICK_AD7142) || defined(CONFIG_JOYSTICK_AD7142_MODULE)
451 {
452 I2C_BOARD_INFO("ad7142_joystick", 0x2C),
81d9c7f2
BW
453 .irq = 39,
454 },
455#endif
a261eec0 456#if defined(CONFIG_BFIN_TWI_LCD) || defined(CONFIG_TWI_LCD_MODULE)
81d9c7f2
BW
457 {
458 I2C_BOARD_INFO("pcf8574_lcd", 0x22),
81d9c7f2
BW
459 },
460#endif
461#if defined(CONFIG_TWI_KEYPAD) || defined(CONFIG_TWI_KEYPAD_MODULE)
462 {
463 I2C_BOARD_INFO("pcf8574_keypad", 0x27),
81d9c7f2
BW
464 .irq = 39,
465 },
466#endif
467};
81d9c7f2 468
14b03204
MH
469static const unsigned int cclk_vlev_datasheet[] =
470{
471 VRPAIR(VLEV_085, 250000000),
472 VRPAIR(VLEV_090, 376000000),
473 VRPAIR(VLEV_095, 426000000),
474 VRPAIR(VLEV_100, 426000000),
475 VRPAIR(VLEV_105, 476000000),
476 VRPAIR(VLEV_110, 476000000),
477 VRPAIR(VLEV_115, 476000000),
478 VRPAIR(VLEV_120, 600000000),
479 VRPAIR(VLEV_125, 600000000),
480 VRPAIR(VLEV_130, 600000000),
481};
482
483static struct bfin_dpmc_platform_data bfin_dmpc_vreg_data = {
484 .tuple_tab = cclk_vlev_datasheet,
485 .tabsize = ARRAY_SIZE(cclk_vlev_datasheet),
486 .vr_settling_time = 25 /* us */,
487};
488
489static struct platform_device bfin_dpmc = {
490 .name = "bfin dpmc",
491 .dev = {
492 .platform_data = &bfin_dmpc_vreg_data,
493 },
494};
495
1394f032 496static struct platform_device *stamp_devices[] __initdata = {
14b03204
MH
497
498 &bfin_dpmc,
499
1394f032
BW
500#if defined(CONFIG_RTC_DRV_BFIN) || defined(CONFIG_RTC_DRV_BFIN_MODULE)
501 &rtc_device,
502#endif
503
504#if defined(CONFIG_SMC91X) || defined(CONFIG_SMC91X_MODULE)
505 &smc91x_device,
506#endif
507
c6c4d7bb
BW
508#if defined(CONFIG_FB_BFIN_7393) || defined(CONFIG_FB_BFIN_7393_MODULE)
509 &bfin_fb_adv7393_device,
510#endif
511
1394f032
BW
512#if defined(CONFIG_USB_NET2272) || defined(CONFIG_USB_NET2272_MODULE)
513 &net2272_bfin_device,
514#endif
515
516#if defined(CONFIG_SPI_BFIN) || defined(CONFIG_SPI_BFIN_MODULE)
c6c4d7bb 517 &bfin_spi0_device,
1394f032
BW
518#endif
519
520#if defined(CONFIG_SERIAL_BFIN) || defined(CONFIG_SERIAL_BFIN_MODULE)
521 &bfin_uart_device,
522#endif
523
5be36d22 524#if defined(CONFIG_BFIN_SIR) || defined(CONFIG_BFIN_SIR_MODULE)
42bd8bcb
GY
525#ifdef CONFIG_BFIN_SIR0
526 &bfin_sir0_device,
527#endif
5be36d22
GY
528#endif
529
1394f032
BW
530#if defined(CONFIG_SERIAL_BFIN_SPORT) || defined(CONFIG_SERIAL_BFIN_SPORT_MODULE)
531 &bfin_sport0_uart_device,
532 &bfin_sport1_uart_device,
533#endif
c6c4d7bb 534
2463ef22
MH
535#if defined(CONFIG_KEYBOARD_GPIO) || defined(CONFIG_KEYBOARD_GPIO_MODULE)
536 &bfin_device_gpiokeys,
537#endif
e3163954
BW
538
539#if defined(CONFIG_I2C_GPIO) || defined(CONFIG_I2C_GPIO_MODULE)
540 &i2c_gpio_device,
541#endif
cad2ab65
MF
542
543 &bfin_gpios_device,
793dc27b 544
9cd9c616 545#if defined(CONFIG_MTD_BFIN_ASYNC) || defined(CONFIG_MTD_BFIN_ASYNC_MODULE)
de8c43f2 546 &stamp_flash_device,
793dc27b 547#endif
1394f032
BW
548};
549
550static int __init stamp_init(void)
551{
c0fc525d
MF
552 int ret;
553
b85d858b 554 printk(KERN_INFO "%s(): registering device resources\n", __func__);
81d9c7f2 555
81d9c7f2
BW
556 i2c_register_board_info(0, bfin_i2c_board_info,
557 ARRAY_SIZE(bfin_i2c_board_info));
81d9c7f2 558
c0fc525d
MF
559 ret = platform_add_devices(stamp_devices, ARRAY_SIZE(stamp_devices));
560 if (ret < 0)
561 return ret;
562
563#if defined(CONFIG_SMC91X) || defined(CONFIG_SMC91X_MODULE)
c0fc525d 564 /* setup BF533_STAMP CPLD to route AMS3 to Ethernet MAC */
9cd9c616
MF
565 bfin_write_FIO_DIR(bfin_read_FIO_DIR() | PF0);
566 bfin_write_FIO_FLAG_S(PF0);
c0fc525d 567 SSYNC();
c0fc525d
MF
568#endif
569
5bda2723 570 spi_register_board_info(bfin_spi_board_info, ARRAY_SIZE(bfin_spi_board_info));
c6c4d7bb 571 return 0;
1394f032
BW
572}
573
574arch_initcall(stamp_init);
c6c4d7bb
BW
575
576void native_machine_restart(char *cmd)
577{
9cd9c616
MF
578 /* workaround pull up on cpld / flash pin not being strong enough */
579 bfin_write_FIO_INEN(~PF0);
580 bfin_write_FIO_DIR(PF0);
581 bfin_write_FIO_FLAG_C(PF0);
c6c4d7bb 582}
This page took 0.297278 seconds and 5 git commands to generate.