Merge branch 'for-arm-soc' of git://git.kernel.org/pub/scm/linux/kernel/git/cooloney...
[deliverable/linux.git] / arch / mips / ar7 / platform.c
CommitLineData
7ca5dc14
FF
1/*
2 * Copyright (C) 2006,2007 Felix Fietkau <nbd@openwrt.org>
3 * Copyright (C) 2006,2007 Eugene Konev <ejka@openwrt.org>
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation; either version 2 of the License, or
8 * (at your option) any later version.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
18 */
19
20#include <linux/init.h>
21#include <linux/types.h>
22#include <linux/module.h>
23#include <linux/delay.h>
24#include <linux/dma-mapping.h>
25#include <linux/platform_device.h>
26#include <linux/mtd/physmap.h>
27#include <linux/serial.h>
28#include <linux/serial_8250.h>
29#include <linux/ioport.h>
30#include <linux/io.h>
7ca5dc14
FF
31#include <linux/vlynq.h>
32#include <linux/leds.h>
33#include <linux/string.h>
34#include <linux/etherdevice.h>
1e2c8d83
FF
35#include <linux/phy.h>
36#include <linux/phy_fixed.h>
5f3c9098 37#include <linux/gpio.h>
780019dd 38#include <linux/clk.h>
7ca5dc14
FF
39
40#include <asm/addrspace.h>
41#include <asm/mach-ar7/ar7.h>
42#include <asm/mach-ar7/gpio.h>
43#include <asm/mach-ar7/prom.h>
44
4d1da8c2
AC
45/*****************************************************************************
46 * VLYNQ Bus
47 ****************************************************************************/
7ca5dc14
FF
48struct plat_vlynq_data {
49 struct plat_vlynq_ops ops;
50 int gpio_bit;
51 int reset_bit;
52};
53
7ca5dc14
FF
54static int vlynq_on(struct vlynq_device *dev)
55{
4d1da8c2 56 int ret;
7ca5dc14
FF
57 struct plat_vlynq_data *pdata = dev->dev.platform_data;
58
4d1da8c2
AC
59 ret = gpio_request(pdata->gpio_bit, "vlynq");
60 if (ret)
7ca5dc14
FF
61 goto out;
62
63 ar7_device_reset(pdata->reset_bit);
64
4d1da8c2
AC
65 ret = ar7_gpio_disable(pdata->gpio_bit);
66 if (ret)
7ca5dc14
FF
67 goto out_enabled;
68
4d1da8c2
AC
69 ret = ar7_gpio_enable(pdata->gpio_bit);
70 if (ret)
7ca5dc14
FF
71 goto out_enabled;
72
4d1da8c2
AC
73 ret = gpio_direction_output(pdata->gpio_bit, 0);
74 if (ret)
7ca5dc14
FF
75 goto out_gpio_enabled;
76
77 msleep(50);
78
79 gpio_set_value(pdata->gpio_bit, 1);
4d1da8c2 80
7ca5dc14
FF
81 msleep(50);
82
83 return 0;
84
85out_gpio_enabled:
86 ar7_gpio_disable(pdata->gpio_bit);
87out_enabled:
88 ar7_device_disable(pdata->reset_bit);
89 gpio_free(pdata->gpio_bit);
90out:
4d1da8c2 91 return ret;
7ca5dc14
FF
92}
93
94static void vlynq_off(struct vlynq_device *dev)
95{
96 struct plat_vlynq_data *pdata = dev->dev.platform_data;
4d1da8c2 97
7ca5dc14
FF
98 ar7_gpio_disable(pdata->gpio_bit);
99 gpio_free(pdata->gpio_bit);
100 ar7_device_disable(pdata->reset_bit);
101}
102
4d1da8c2 103static struct resource vlynq_low_res[] = {
7ca5dc14 104 {
4d1da8c2
AC
105 .name = "regs",
106 .flags = IORESOURCE_MEM,
107 .start = AR7_REGS_VLYNQ0,
108 .end = AR7_REGS_VLYNQ0 + 0xff,
7ca5dc14
FF
109 },
110 {
4d1da8c2
AC
111 .name = "irq",
112 .flags = IORESOURCE_IRQ,
113 .start = 29,
114 .end = 29,
7ca5dc14 115 },
7ca5dc14 116 {
4d1da8c2
AC
117 .name = "mem",
118 .flags = IORESOURCE_MEM,
119 .start = 0x04000000,
120 .end = 0x04ffffff,
7ca5dc14
FF
121 },
122 {
4d1da8c2
AC
123 .name = "devirq",
124 .flags = IORESOURCE_IRQ,
125 .start = 80,
126 .end = 111,
7ca5dc14
FF
127 },
128};
129
4d1da8c2 130static struct resource vlynq_high_res[] = {
7ca5dc14 131 {
4d1da8c2
AC
132 .name = "regs",
133 .flags = IORESOURCE_MEM,
134 .start = AR7_REGS_VLYNQ1,
135 .end = AR7_REGS_VLYNQ1 + 0xff,
7ca5dc14
FF
136 },
137 {
4d1da8c2
AC
138 .name = "irq",
139 .flags = IORESOURCE_IRQ,
140 .start = 33,
141 .end = 33,
7ca5dc14
FF
142 },
143 {
4d1da8c2
AC
144 .name = "mem",
145 .flags = IORESOURCE_MEM,
146 .start = 0x0c000000,
147 .end = 0x0cffffff,
7ca5dc14
FF
148 },
149 {
4d1da8c2
AC
150 .name = "devirq",
151 .flags = IORESOURCE_IRQ,
152 .start = 112,
153 .end = 143,
7ca5dc14
FF
154 },
155};
156
4d1da8c2
AC
157static struct plat_vlynq_data vlynq_low_data = {
158 .ops = {
159 .on = vlynq_on,
160 .off = vlynq_off,
7ca5dc14 161 },
4d1da8c2
AC
162 .reset_bit = 20,
163 .gpio_bit = 18,
164};
165
166static struct plat_vlynq_data vlynq_high_data = {
167 .ops = {
168 .on = vlynq_on,
169 .off = vlynq_off,
7ca5dc14 170 },
1e3fb377 171 .reset_bit = 16,
4d1da8c2
AC
172 .gpio_bit = 19,
173};
174
175static struct platform_device vlynq_low = {
176 .id = 0,
177 .name = "vlynq",
178 .dev = {
179 .platform_data = &vlynq_low_data,
7ca5dc14 180 },
4d1da8c2
AC
181 .resource = vlynq_low_res,
182 .num_resources = ARRAY_SIZE(vlynq_low_res),
183};
184
185static struct platform_device vlynq_high = {
186 .id = 1,
187 .name = "vlynq",
188 .dev = {
189 .platform_data = &vlynq_high_data,
7ca5dc14 190 },
4d1da8c2
AC
191 .resource = vlynq_high_res,
192 .num_resources = ARRAY_SIZE(vlynq_high_res),
7ca5dc14
FF
193};
194
4d1da8c2
AC
195/*****************************************************************************
196 * Flash
197 ****************************************************************************/
198static struct resource physmap_flash_resource = {
199 .name = "mem",
200 .flags = IORESOURCE_MEM,
201 .start = 0x10000000,
202 .end = 0x107fffff,
203};
204
205static struct physmap_flash_data physmap_flash_data = {
206 .width = 2,
207};
208
209static struct platform_device physmap_flash = {
210 .name = "physmap-flash",
211 .dev = {
212 .platform_data = &physmap_flash_data,
7ca5dc14 213 },
4d1da8c2
AC
214 .resource = &physmap_flash_resource,
215 .num_resources = 1,
216};
217
218/*****************************************************************************
219 * Ethernet
220 ****************************************************************************/
221static struct resource cpmac_low_res[] = {
7ca5dc14 222 {
4d1da8c2
AC
223 .name = "regs",
224 .flags = IORESOURCE_MEM,
225 .start = AR7_REGS_MAC0,
226 .end = AR7_REGS_MAC0 + 0x7ff,
7ca5dc14
FF
227 },
228 {
4d1da8c2
AC
229 .name = "irq",
230 .flags = IORESOURCE_IRQ,
231 .start = 27,
11454100 232 .end = 27,
7ca5dc14
FF
233 },
234};
235
4d1da8c2
AC
236static struct resource cpmac_high_res[] = {
237 {
238 .name = "regs",
239 .flags = IORESOURCE_MEM,
240 .start = AR7_REGS_MAC1,
241 .end = AR7_REGS_MAC1 + 0x7ff,
242 },
243 {
244 .name = "irq",
245 .flags = IORESOURCE_IRQ,
246 .start = 41,
247 .end = 41,
248 },
7ca5dc14
FF
249};
250
1e2c8d83 251static struct fixed_phy_status fixed_phy_status __initdata = {
4d1da8c2
AC
252 .link = 1,
253 .speed = 100,
254 .duplex = 1,
1e2c8d83
FF
255};
256
7ca5dc14 257static struct plat_cpmac_data cpmac_low_data = {
4d1da8c2
AC
258 .reset_bit = 17,
259 .power_bit = 20,
260 .phy_mask = 0x80000000,
7ca5dc14
FF
261};
262
263static struct plat_cpmac_data cpmac_high_data = {
4d1da8c2
AC
264 .reset_bit = 21,
265 .power_bit = 22,
266 .phy_mask = 0x7fffffff,
7ca5dc14
FF
267};
268
8e84c148 269static u64 cpmac_dma_mask = DMA_BIT_MASK(32);
4d1da8c2 270
7ca5dc14 271static struct platform_device cpmac_low = {
4d1da8c2
AC
272 .id = 0,
273 .name = "cpmac",
7ca5dc14 274 .dev = {
4d1da8c2
AC
275 .dma_mask = &cpmac_dma_mask,
276 .coherent_dma_mask = DMA_BIT_MASK(32),
277 .platform_data = &cpmac_low_data,
7ca5dc14 278 },
4d1da8c2
AC
279 .resource = cpmac_low_res,
280 .num_resources = ARRAY_SIZE(cpmac_low_res),
7ca5dc14
FF
281};
282
283static struct platform_device cpmac_high = {
4d1da8c2
AC
284 .id = 1,
285 .name = "cpmac",
7ca5dc14 286 .dev = {
4d1da8c2
AC
287 .dma_mask = &cpmac_dma_mask,
288 .coherent_dma_mask = DMA_BIT_MASK(32),
289 .platform_data = &cpmac_high_data,
7ca5dc14 290 },
4d1da8c2
AC
291 .resource = cpmac_high_res,
292 .num_resources = ARRAY_SIZE(cpmac_high_res),
7ca5dc14
FF
293};
294
d16f7093 295static void __init cpmac_get_mac(int instance, unsigned char *dev_addr)
4d1da8c2 296{
d16f7093 297 char name[5], *mac;
4d1da8c2 298
4d1da8c2
AC
299 sprintf(name, "mac%c", 'a' + instance);
300 mac = prom_getenv(name);
d16f7093 301 if (!mac && instance) {
4d1da8c2
AC
302 sprintf(name, "mac%c", 'a');
303 mac = prom_getenv(name);
304 }
d16f7093
AC
305
306 if (mac) {
307 if (sscanf(mac, "%hhx:%hhx:%hhx:%hhx:%hhx:%hhx",
308 &dev_addr[0], &dev_addr[1],
309 &dev_addr[2], &dev_addr[3],
310 &dev_addr[4], &dev_addr[5]) != 6) {
311 pr_warning("cannot parse mac address, "
312 "using random address\n");
6e5928f6 313 eth_random_addr(dev_addr);
d16f7093
AC
314 }
315 } else
6e5928f6 316 eth_random_addr(dev_addr);
4d1da8c2
AC
317}
318
319/*****************************************************************************
320 * USB
321 ****************************************************************************/
322static struct resource usb_res[] = {
323 {
324 .name = "regs",
325 .flags = IORESOURCE_MEM,
326 .start = AR7_REGS_USB,
327 .end = AR7_REGS_USB + 0xff,
328 },
329 {
330 .name = "irq",
331 .flags = IORESOURCE_IRQ,
332 .start = 32,
333 .end = 32,
334 },
335 {
336 .name = "mem",
337 .flags = IORESOURCE_MEM,
338 .start = 0x03400000,
632b629c 339 .end = 0x03401fff,
4d1da8c2 340 },
7ca5dc14
FF
341};
342
4d1da8c2
AC
343static struct platform_device ar7_udc = {
344 .name = "ar7_udc",
345 .resource = usb_res,
346 .num_resources = ARRAY_SIZE(usb_res),
347};
7ca5dc14 348
4d1da8c2
AC
349/*****************************************************************************
350 * LEDs
351 ****************************************************************************/
7ca5dc14
FF
352static struct gpio_led default_leds[] = {
353 {
4d1da8c2
AC
354 .name = "status",
355 .gpio = 8,
356 .active_low = 1,
7ca5dc14
FF
357 },
358};
359
238dd317
FF
360static struct gpio_led titan_leds[] = {
361 { .name = "status", .gpio = 8, .active_low = 1, },
362 { .name = "wifi", .gpio = 13, .active_low = 1, },
363};
364
7ca5dc14
FF
365static struct gpio_led dsl502t_leds[] = {
366 {
4d1da8c2
AC
367 .name = "status",
368 .gpio = 9,
369 .active_low = 1,
7ca5dc14
FF
370 },
371 {
4d1da8c2
AC
372 .name = "ethernet",
373 .gpio = 7,
374 .active_low = 1,
7ca5dc14
FF
375 },
376 {
4d1da8c2
AC
377 .name = "usb",
378 .gpio = 12,
379 .active_low = 1,
7ca5dc14
FF
380 },
381};
382
383static struct gpio_led dg834g_leds[] = {
384 {
4d1da8c2
AC
385 .name = "ppp",
386 .gpio = 6,
387 .active_low = 1,
7ca5dc14
FF
388 },
389 {
4d1da8c2
AC
390 .name = "status",
391 .gpio = 7,
392 .active_low = 1,
7ca5dc14
FF
393 },
394 {
4d1da8c2
AC
395 .name = "adsl",
396 .gpio = 8,
397 .active_low = 1,
7ca5dc14
FF
398 },
399 {
4d1da8c2
AC
400 .name = "wifi",
401 .gpio = 12,
402 .active_low = 1,
7ca5dc14
FF
403 },
404 {
4d1da8c2
AC
405 .name = "power",
406 .gpio = 14,
407 .active_low = 1,
408 .default_trigger = "default-on",
7ca5dc14
FF
409 },
410};
411
412static struct gpio_led fb_sl_leds[] = {
413 {
4d1da8c2
AC
414 .name = "1",
415 .gpio = 7,
7ca5dc14
FF
416 },
417 {
4d1da8c2
AC
418 .name = "2",
419 .gpio = 13,
420 .active_low = 1,
7ca5dc14
FF
421 },
422 {
4d1da8c2
AC
423 .name = "3",
424 .gpio = 10,
425 .active_low = 1,
7ca5dc14
FF
426 },
427 {
4d1da8c2
AC
428 .name = "4",
429 .gpio = 12,
430 .active_low = 1,
7ca5dc14
FF
431 },
432 {
4d1da8c2
AC
433 .name = "5",
434 .gpio = 9,
435 .active_low = 1,
7ca5dc14
FF
436 },
437};
438
439static struct gpio_led fb_fon_leds[] = {
440 {
4d1da8c2
AC
441 .name = "1",
442 .gpio = 8,
7ca5dc14
FF
443 },
444 {
4d1da8c2
AC
445 .name = "2",
446 .gpio = 3,
447 .active_low = 1,
7ca5dc14
FF
448 },
449 {
4d1da8c2
AC
450 .name = "3",
451 .gpio = 5,
7ca5dc14
FF
452 },
453 {
4d1da8c2
AC
454 .name = "4",
455 .gpio = 4,
456 .active_low = 1,
7ca5dc14
FF
457 },
458 {
4d1da8c2
AC
459 .name = "5",
460 .gpio = 11,
461 .active_low = 1,
7ca5dc14
FF
462 },
463};
464
f77138e8
FF
465static struct gpio_led gt701_leds[] = {
466 {
467 .name = "inet:green",
468 .gpio = 13,
469 .active_low = 1,
470 },
471 {
472 .name = "usb",
473 .gpio = 12,
474 .active_low = 1,
475 },
476 {
477 .name = "inet:red",
478 .gpio = 9,
479 .active_low = 1,
480 },
481 {
482 .name = "power:red",
483 .gpio = 7,
484 .active_low = 1,
485 },
486 {
487 .name = "power:green",
488 .gpio = 8,
489 .active_low = 1,
490 .default_trigger = "default-on",
491 },
492 {
493 .name = "ethernet",
494 .gpio = 10,
495 .active_low = 1,
496 },
497};
498
7ca5dc14
FF
499static struct gpio_led_platform_data ar7_led_data;
500
501static struct platform_device ar7_gpio_leds = {
502 .name = "leds-gpio",
7ca5dc14
FF
503 .dev = {
504 .platform_data = &ar7_led_data,
505 }
506};
507
7ca5dc14
FF
508static void __init detect_leds(void)
509{
510 char *prid, *usb_prod;
511
512 /* Default LEDs */
513 ar7_led_data.num_leds = ARRAY_SIZE(default_leds);
514 ar7_led_data.leds = default_leds;
515
516 /* FIXME: the whole thing is unreliable */
517 prid = prom_getenv("ProductID");
518 usb_prod = prom_getenv("usb_prod");
519
520 /* If we can't get the product id from PROM, use the default LEDs */
521 if (!prid)
522 return;
523
524 if (strstr(prid, "Fritz_Box_FON")) {
525 ar7_led_data.num_leds = ARRAY_SIZE(fb_fon_leds);
526 ar7_led_data.leds = fb_fon_leds;
527 } else if (strstr(prid, "Fritz_Box_")) {
528 ar7_led_data.num_leds = ARRAY_SIZE(fb_sl_leds);
529 ar7_led_data.leds = fb_sl_leds;
530 } else if ((!strcmp(prid, "AR7RD") || !strcmp(prid, "AR7DB"))
531 && usb_prod != NULL && strstr(usb_prod, "DSL-502T")) {
532 ar7_led_data.num_leds = ARRAY_SIZE(dsl502t_leds);
533 ar7_led_data.leds = dsl502t_leds;
534 } else if (strstr(prid, "DG834")) {
535 ar7_led_data.num_leds = ARRAY_SIZE(dg834g_leds);
536 ar7_led_data.leds = dg834g_leds;
238dd317
FF
537 } else if (strstr(prid, "CYWM") || strstr(prid, "CYWL")) {
538 ar7_led_data.num_leds = ARRAY_SIZE(titan_leds);
539 ar7_led_data.leds = titan_leds;
f77138e8
FF
540 } else if (strstr(prid, "GT701")) {
541 ar7_led_data.num_leds = ARRAY_SIZE(gt701_leds);
542 ar7_led_data.leds = gt701_leds;
7ca5dc14
FF
543 }
544}
545
4d1da8c2
AC
546/*****************************************************************************
547 * Watchdog
548 ****************************************************************************/
549static struct resource ar7_wdt_res = {
550 .name = "regs",
551 .flags = IORESOURCE_MEM,
552 .start = -1, /* Filled at runtime */
553 .end = -1, /* Filled at runtime */
554};
555
556static struct platform_device ar7_wdt = {
557 .name = "ar7_wdt",
558 .resource = &ar7_wdt_res,
559 .num_resources = 1,
560};
561
562/*****************************************************************************
563 * Init
564 ****************************************************************************/
7084338e 565static int __init ar7_register_uarts(void)
7ca5dc14 566{
50ca9619 567#ifdef CONFIG_SERIAL_8250
7084338e 568 static struct uart_port uart_port __initdata;
780019dd 569 struct clk *bus_clk;
7084338e 570 int res;
7ca5dc14 571
7084338e 572 memset(&uart_port, 0, sizeof(struct uart_port));
7ca5dc14 573
780019dd
FF
574 bus_clk = clk_get(NULL, "bus");
575 if (IS_ERR(bus_clk))
ab75dc02 576 panic("unable to get bus clk");
780019dd 577
154615d5 578 uart_port.type = PORT_AR7;
7084338e
AC
579 uart_port.uartclk = clk_get_rate(bus_clk) / 2;
580 uart_port.iotype = UPIO_MEM32;
581 uart_port.regshift = 2;
582
583 uart_port.line = 0;
584 uart_port.irq = AR7_IRQ_UART0;
585 uart_port.mapbase = AR7_REGS_UART0;
586 uart_port.membase = ioremap(uart_port.mapbase, 256);
587
588 res = early_serial_setup(&uart_port);
7ca5dc14
FF
589 if (res)
590 return res;
591
7ca5dc14
FF
592 /* Only TNETD73xx have a second serial port */
593 if (ar7_has_second_uart()) {
7084338e
AC
594 uart_port.line = 1;
595 uart_port.irq = AR7_IRQ_UART1;
596 uart_port.mapbase = UR8_REGS_UART1;
597 uart_port.membase = ioremap(uart_port.mapbase, 256);
598
599 res = early_serial_setup(&uart_port);
7ca5dc14
FF
600 if (res)
601 return res;
602 }
7084338e
AC
603#endif
604
605 return 0;
606}
607
238dd317
FF
608static void __init titan_fixup_devices(void)
609{
610 /* Set vlynq0 data */
611 vlynq_low_data.reset_bit = 15;
612 vlynq_low_data.gpio_bit = 14;
613
614 /* Set vlynq1 data */
615 vlynq_high_data.reset_bit = 16;
616 vlynq_high_data.gpio_bit = 7;
617
618 /* Set vlynq0 resources */
619 vlynq_low_res[0].start = TITAN_REGS_VLYNQ0;
620 vlynq_low_res[0].end = TITAN_REGS_VLYNQ0 + 0xff;
621 vlynq_low_res[1].start = 33;
622 vlynq_low_res[1].end = 33;
623 vlynq_low_res[2].start = 0x0c000000;
624 vlynq_low_res[2].end = 0x0fffffff;
625 vlynq_low_res[3].start = 80;
626 vlynq_low_res[3].end = 111;
627
628 /* Set vlynq1 resources */
629 vlynq_high_res[0].start = TITAN_REGS_VLYNQ1;
630 vlynq_high_res[0].end = TITAN_REGS_VLYNQ1 + 0xff;
631 vlynq_high_res[1].start = 34;
632 vlynq_high_res[1].end = 34;
633 vlynq_high_res[2].start = 0x40000000;
634 vlynq_high_res[2].end = 0x43ffffff;
635 vlynq_high_res[3].start = 112;
636 vlynq_high_res[3].end = 143;
637
638 /* Set cpmac0 data */
639 cpmac_low_data.phy_mask = 0x40000000;
640
641 /* Set cpmac1 data */
642 cpmac_high_data.phy_mask = 0x80000000;
643
644 /* Set cpmac0 resources */
645 cpmac_low_res[0].start = TITAN_REGS_MAC0;
646 cpmac_low_res[0].end = TITAN_REGS_MAC0 + 0x7ff;
647
648 /* Set cpmac1 resources */
649 cpmac_high_res[0].start = TITAN_REGS_MAC1;
650 cpmac_high_res[0].end = TITAN_REGS_MAC1 + 0x7ff;
651}
652
7084338e
AC
653static int __init ar7_register_devices(void)
654{
655 void __iomem *bootcr;
656 u32 val;
7084338e
AC
657 int res;
658
659 res = ar7_register_uarts();
660 if (res)
661 pr_err("unable to setup uart(s): %d\n", res);
662
7ca5dc14
FF
663 res = platform_device_register(&physmap_flash);
664 if (res)
7084338e 665 pr_warning("unable to register physmap-flash: %d\n", res);
7ca5dc14 666
238dd317
FF
667 if (ar7_is_titan())
668 titan_fixup_devices();
669
7ca5dc14
FF
670 ar7_device_disable(vlynq_low_data.reset_bit);
671 res = platform_device_register(&vlynq_low);
672 if (res)
7084338e 673 pr_warning("unable to register vlynq-low: %d\n", res);
7ca5dc14
FF
674
675 if (ar7_has_high_vlynq()) {
676 ar7_device_disable(vlynq_high_data.reset_bit);
677 res = platform_device_register(&vlynq_high);
678 if (res)
7084338e 679 pr_warning("unable to register vlynq-high: %d\n", res);
7ca5dc14
FF
680 }
681
682 if (ar7_has_high_cpmac()) {
727c0075 683 res = fixed_phy_add(PHY_POLL, cpmac_high.id, &fixed_phy_status);
7084338e
AC
684 if (!res) {
685 cpmac_get_mac(1, cpmac_high_data.dev_addr);
686
687 res = platform_device_register(&cpmac_high);
688 if (res)
689 pr_warning("unable to register cpmac-high: %d\n", res);
690 } else
691 pr_warning("unable to add cpmac-high phy: %d\n", res);
692 } else
7ca5dc14 693 cpmac_low_data.phy_mask = 0xffffffff;
7ca5dc14 694
1e2c8d83 695 res = fixed_phy_add(PHY_POLL, cpmac_low.id, &fixed_phy_status);
7084338e
AC
696 if (!res) {
697 cpmac_get_mac(0, cpmac_low_data.dev_addr);
698 res = platform_device_register(&cpmac_low);
699 if (res)
700 pr_warning("unable to register cpmac-low: %d\n", res);
701 } else
702 pr_warning("unable to add cpmac-low phy: %d\n", res);
7ca5dc14
FF
703
704 detect_leds();
705 res = platform_device_register(&ar7_gpio_leds);
706 if (res)
7084338e 707 pr_warning("unable to register leds: %d\n", res);
7ca5dc14
FF
708
709 res = platform_device_register(&ar7_udc);
7084338e
AC
710 if (res)
711 pr_warning("unable to register usb slave: %d\n", res);
72838a17
FF
712
713 /* Register watchdog only if enabled in hardware */
7084338e
AC
714 bootcr = ioremap_nocache(AR7_REGS_DCL, 4);
715 val = readl(bootcr);
716 iounmap(bootcr);
717 if (val & AR7_WDT_HW_ENA) {
9c1b013a 718 if (ar7_has_high_vlynq())
7084338e 719 ar7_wdt_res.start = UR8_REGS_WDT;
9c1b013a
FF
720 else
721 ar7_wdt_res.start = AR7_REGS_WDT;
7084338e
AC
722
723 ar7_wdt_res.end = ar7_wdt_res.start + 0x20;
72838a17 724 res = platform_device_register(&ar7_wdt);
7084338e
AC
725 if (res)
726 pr_warning("unable to register watchdog: %d\n", res);
727 }
d47fbb59 728
7084338e 729 return 0;
7ca5dc14 730}
142a2cee 731device_initcall(ar7_register_devices);
This page took 0.239091 seconds and 5 git commands to generate.