MIPS: uasm: Add DI instruction
[deliverable/linux.git] / arch / mips / include / asm / uasm.h
CommitLineData
e30ec452
TS
1/*
2 * This file is subject to the terms and conditions of the GNU General Public
3 * License. See the file "COPYING" in the main directory of this archive
4 * for more details.
5 *
70342287 6 * Copyright (C) 2004, 2005, 2006, 2008 Thiemo Seufer
e30ec452
TS
7 * Copyright (C) 2005 Maciej W. Rozycki
8 * Copyright (C) 2006 Ralf Baechle (ralf@linux-mips.org)
abc597fe 9 * Copyright (C) 2012, 2013 MIPS Technologies, Inc. All rights reserved.
e30ec452
TS
10 */
11
12#include <linux/types.h>
13
22b0763a 14#ifdef CONFIG_EXPORT_UASM
baab01b2 15#include <linux/export.h>
22b0763a
DD
16#define UASM_EXPORT_SYMBOL(sym) EXPORT_SYMBOL(sym)
17#else
22b0763a
DD
18#define UASM_EXPORT_SYMBOL(sym)
19#endif
20
abc597fe 21#define _UASM_ISA_CLASSIC 0
a6a4834c 22#define _UASM_ISA_MICROMIPS 1
abc597fe
SH
23
24#ifndef UASM_ISA
cf6d9058
SH
25#ifdef CONFIG_CPU_MICROMIPS
26#define UASM_ISA _UASM_ISA_MICROMIPS
27#else
abc597fe
SH
28#define UASM_ISA _UASM_ISA_CLASSIC
29#endif
cf6d9058 30#endif
abc597fe
SH
31
32#if (UASM_ISA == _UASM_ISA_CLASSIC)
cf6d9058
SH
33#ifdef CONFIG_CPU_MICROMIPS
34#define ISAOPC(op) CL_uasm_i##op
35#define ISAFUNC(x) CL_##x
36#else
abc597fe
SH
37#define ISAOPC(op) uasm_i##op
38#define ISAFUNC(x) x
cf6d9058 39#endif
a6a4834c 40#elif (UASM_ISA == _UASM_ISA_MICROMIPS)
cf6d9058
SH
41#ifdef CONFIG_CPU_MICROMIPS
42#define ISAOPC(op) uasm_i##op
43#define ISAFUNC(x) x
44#else
a6a4834c
SH
45#define ISAOPC(op) MM_uasm_i##op
46#define ISAFUNC(x) MM_##x
cf6d9058 47#endif
abc597fe
SH
48#else
49#error Unsupported micro-assembler ISA!!!
50#endif
51
e30ec452 52#define Ip_u1u2u3(op) \
078a55fc 53void ISAOPC(op)(u32 **buf, unsigned int a, unsigned int b, unsigned int c)
e30ec452
TS
54
55#define Ip_u2u1u3(op) \
078a55fc 56void ISAOPC(op)(u32 **buf, unsigned int a, unsigned int b, unsigned int c)
e30ec452 57
beef8e02
MC
58#define Ip_u3u2u1(op) \
59void ISAOPC(op)(u32 **buf, unsigned int a, unsigned int b, unsigned int c)
60
e30ec452 61#define Ip_u3u1u2(op) \
078a55fc 62void ISAOPC(op)(u32 **buf, unsigned int a, unsigned int b, unsigned int c)
e30ec452
TS
63
64#define Ip_u1u2s3(op) \
078a55fc 65void ISAOPC(op)(u32 **buf, unsigned int a, unsigned int b, signed int c)
e30ec452
TS
66
67#define Ip_u2s3u1(op) \
078a55fc 68void ISAOPC(op)(u32 **buf, unsigned int a, signed int b, unsigned int c)
e30ec452 69
9d987369
MC
70#define Ip_s3s1s2(op) \
71void ISAOPC(op)(u32 **buf, int a, int b, int c)
72
e30ec452 73#define Ip_u2u1s3(op) \
078a55fc 74void ISAOPC(op)(u32 **buf, unsigned int a, unsigned int b, signed int c)
e30ec452 75
92078e06 76#define Ip_u2u1msbu3(op) \
078a55fc 77void ISAOPC(op)(u32 **buf, unsigned int a, unsigned int b, unsigned int c, \
92078e06
DD
78 unsigned int d)
79
e30ec452 80#define Ip_u1u2(op) \
078a55fc 81void ISAOPC(op)(u32 **buf, unsigned int a, unsigned int b)
e30ec452 82
49e9529b
PB
83#define Ip_u2u1(op) \
84void ISAOPC(op)(u32 **buf, unsigned int a, unsigned int b)
85
e30ec452 86#define Ip_u1s2(op) \
078a55fc 87void ISAOPC(op)(u32 **buf, unsigned int a, signed int b)
e30ec452 88
078a55fc 89#define Ip_u1(op) void ISAOPC(op)(u32 **buf, unsigned int a)
e30ec452 90
078a55fc 91#define Ip_0(op) void ISAOPC(op)(u32 **buf)
e30ec452
TS
92
93Ip_u2u1s3(_addiu);
94Ip_u3u1u2(_addu);
e30ec452 95Ip_u3u1u2(_and);
71a1c776
SH
96Ip_u2u1u3(_andi);
97Ip_u1u2s3(_bbit0);
98Ip_u1u2s3(_bbit1);
e30ec452
TS
99Ip_u1u2s3(_beq);
100Ip_u1u2s3(_beql);
101Ip_u1s2(_bgez);
102Ip_u1s2(_bgezl);
103Ip_u1s2(_bltz);
104Ip_u1s2(_bltzl);
105Ip_u1u2s3(_bne);
fb2a27e7 106Ip_u2s3u1(_cache);
c29732a1 107Ip_u1u2(_cfc1);
59e3559f 108Ip_u2u1(_cfcmsa);
c29732a1 109Ip_u1u2(_ctc1);
59e3559f 110Ip_u2u1(_ctcmsa);
e30ec452
TS
111Ip_u2u1s3(_daddiu);
112Ip_u3u1u2(_daddu);
61c64cf9 113Ip_u1(_di);
71a1c776
SH
114Ip_u2u1msbu3(_dins);
115Ip_u2u1msbu3(_dinsm);
4c12a854 116Ip_u1u2(_divu);
71a1c776
SH
117Ip_u1u2u3(_dmfc0);
118Ip_u1u2u3(_dmtc0);
119Ip_u2u1u3(_drotr);
120Ip_u2u1u3(_drotr32);
e30ec452
TS
121Ip_u2u1u3(_dsll);
122Ip_u2u1u3(_dsll32);
123Ip_u2u1u3(_dsra);
124Ip_u2u1u3(_dsrl);
125Ip_u2u1u3(_dsrl32);
126Ip_u3u1u2(_dsubu);
127Ip_0(_eret);
e6de1a09
SH
128Ip_u2u1msbu3(_ext);
129Ip_u2u1msbu3(_ins);
e30ec452
TS
130Ip_u1(_j);
131Ip_u1(_jal);
49e9529b 132Ip_u2u1(_jalr);
e30ec452 133Ip_u1(_jr);
82488818 134Ip_u2s3u1(_lb);
e30ec452 135Ip_u2s3u1(_ld);
71a1c776 136Ip_u3u1u2(_ldx);
d6b3314b 137Ip_u2s3u1(_lh);
e30ec452
TS
138Ip_u2s3u1(_ll);
139Ip_u2s3u1(_lld);
140Ip_u1s2(_lui);
141Ip_u2s3u1(_lw);
71a1c776 142Ip_u3u1u2(_lwx);
e30ec452 143Ip_u1u2u3(_mfc0);
e2965cd0 144Ip_u1u2u3(_mfhc0);
f3ec7a23 145Ip_u1(_mfhi);
16d21a81 146Ip_u1(_mflo);
e30ec452 147Ip_u1u2u3(_mtc0);
e2965cd0 148Ip_u1u2u3(_mthc0);
a8e897ad 149Ip_u3u1u2(_mul);
5808184f 150Ip_u3u1u2(_or);
71a1c776 151Ip_u2u1u3(_ori);
fb2a27e7 152Ip_u2s3u1(_pref);
e30ec452 153Ip_0(_rfe);
71a1c776 154Ip_u2u1u3(_rotr);
e30ec452
TS
155Ip_u2s3u1(_sc);
156Ip_u2s3u1(_scd);
157Ip_u2s3u1(_sd);
158Ip_u2u1u3(_sll);
bef581ba 159Ip_u3u2u1(_sllv);
7682f9e8 160Ip_s3s1s2(_slt);
390363ed 161Ip_u2u1s3(_sltiu);
e8ef868b 162Ip_u3u1u2(_sltu);
e30ec452
TS
163Ip_u2u1u3(_sra);
164Ip_u2u1u3(_srl);
f31318fd 165Ip_u3u2u1(_srlv);
e30ec452
TS
166Ip_u3u1u2(_subu);
167Ip_u2s3u1(_sw);
729ff561 168Ip_u1(_sync);
71a1c776 169Ip_u1(_syscall);
e30ec452 170Ip_0(_tlbp);
32546f38 171Ip_0(_tlbr);
e30ec452
TS
172Ip_0(_tlbwi);
173Ip_0(_tlbwr);
53ed1389 174Ip_u1(_wait);
ab9e4fa0 175Ip_u2u1(_wsbh);
e30ec452
TS
176Ip_u3u1u2(_xor);
177Ip_u2u1u3(_xori);
d674dd14 178Ip_u2u1(_yield);
380cd582
HC
179Ip_u1u2(_ldpte);
180Ip_u2u1u3(_lddir);
e30ec452
TS
181
182/* Handle labels. */
183struct uasm_label {
184 u32 *addr;
185 int lab;
186};
187
078a55fc 188void ISAFUNC(uasm_build_label)(struct uasm_label **lab, u32 *addr,
abc597fe 189 int lid);
e30ec452 190#ifdef CONFIG_64BIT
abc597fe 191int ISAFUNC(uasm_in_compat_space_p)(long addr);
e30ec452 192#endif
abc597fe
SH
193int ISAFUNC(uasm_rel_hi)(long val);
194int ISAFUNC(uasm_rel_lo)(long val);
195void ISAFUNC(UASM_i_LA_mostly)(u32 **buf, unsigned int rs, long addr);
196void ISAFUNC(UASM_i_LA)(u32 **buf, unsigned int rs, long addr);
e30ec452
TS
197
198#define UASM_L_LA(lb) \
078a55fc 199static inline void ISAFUNC(uasm_l##lb)(struct uasm_label **lab, u32 *addr) \
e30ec452 200{ \
cf6d9058 201 ISAFUNC(uasm_build_label)(lab, addr, label##lb); \
e30ec452
TS
202}
203
204/* convenience macros for instructions */
205#ifdef CONFIG_64BIT
71a1c776
SH
206# define UASM_i_ADDIU(buf, rs, rt, val) uasm_i_daddiu(buf, rs, rt, val)
207# define UASM_i_ADDU(buf, rs, rt, rd) uasm_i_daddu(buf, rs, rt, rd)
208# define UASM_i_LL(buf, rs, rt, off) uasm_i_lld(buf, rs, rt, off)
e30ec452 209# define UASM_i_LW(buf, rs, rt, off) uasm_i_ld(buf, rs, rt, off)
71a1c776
SH
210# define UASM_i_LWX(buf, rs, rt, rd) uasm_i_ldx(buf, rs, rt, rd)
211# define UASM_i_MFC0(buf, rt, rd...) uasm_i_dmfc0(buf, rt, rd)
212# define UASM_i_MTC0(buf, rt, rd...) uasm_i_dmtc0(buf, rt, rd)
213# define UASM_i_ROTR(buf, rs, rt, sh) uasm_i_drotr(buf, rs, rt, sh)
214# define UASM_i_SC(buf, rs, rt, off) uasm_i_scd(buf, rs, rt, off)
e30ec452
TS
215# define UASM_i_SLL(buf, rs, rt, sh) uasm_i_dsll(buf, rs, rt, sh)
216# define UASM_i_SRA(buf, rs, rt, sh) uasm_i_dsra(buf, rs, rt, sh)
217# define UASM_i_SRL(buf, rs, rt, sh) uasm_i_dsrl(buf, rs, rt, sh)
f0daaaf5 218# define UASM_i_SRL_SAFE(buf, rs, rt, sh) uasm_i_dsrl_safe(buf, rs, rt, sh)
e30ec452 219# define UASM_i_SUBU(buf, rs, rt, rd) uasm_i_dsubu(buf, rs, rt, rd)
71a1c776 220# define UASM_i_SW(buf, rs, rt, off) uasm_i_sd(buf, rs, rt, off)
e30ec452 221#else
71a1c776
SH
222# define UASM_i_ADDIU(buf, rs, rt, val) uasm_i_addiu(buf, rs, rt, val)
223# define UASM_i_ADDU(buf, rs, rt, rd) uasm_i_addu(buf, rs, rt, rd)
224# define UASM_i_LL(buf, rs, rt, off) uasm_i_ll(buf, rs, rt, off)
e30ec452 225# define UASM_i_LW(buf, rs, rt, off) uasm_i_lw(buf, rs, rt, off)
71a1c776
SH
226# define UASM_i_LWX(buf, rs, rt, rd) uasm_i_lwx(buf, rs, rt, rd)
227# define UASM_i_MFC0(buf, rt, rd...) uasm_i_mfc0(buf, rt, rd)
228# define UASM_i_MTC0(buf, rt, rd...) uasm_i_mtc0(buf, rt, rd)
229# define UASM_i_ROTR(buf, rs, rt, sh) uasm_i_rotr(buf, rs, rt, sh)
230# define UASM_i_SC(buf, rs, rt, off) uasm_i_sc(buf, rs, rt, off)
e30ec452
TS
231# define UASM_i_SLL(buf, rs, rt, sh) uasm_i_sll(buf, rs, rt, sh)
232# define UASM_i_SRA(buf, rs, rt, sh) uasm_i_sra(buf, rs, rt, sh)
233# define UASM_i_SRL(buf, rs, rt, sh) uasm_i_srl(buf, rs, rt, sh)
f0daaaf5 234# define UASM_i_SRL_SAFE(buf, rs, rt, sh) uasm_i_srl(buf, rs, rt, sh)
e30ec452 235# define UASM_i_SUBU(buf, rs, rt, rd) uasm_i_subu(buf, rs, rt, rd)
71a1c776 236# define UASM_i_SW(buf, rs, rt, off) uasm_i_sw(buf, rs, rt, off)
e30ec452
TS
237#endif
238
239#define uasm_i_b(buf, off) uasm_i_beq(buf, 0, 0, off)
240#define uasm_i_beqz(buf, rs, off) uasm_i_beq(buf, rs, 0, off)
241#define uasm_i_beqzl(buf, rs, off) uasm_i_beql(buf, rs, 0, off)
242#define uasm_i_bnez(buf, rs, off) uasm_i_bne(buf, rs, 0, off)
243#define uasm_i_bnezl(buf, rs, off) uasm_i_bnel(buf, rs, 0, off)
71a1c776 244#define uasm_i_ehb(buf) uasm_i_sll(buf, 0, 0, 3)
e30ec452
TS
245#define uasm_i_move(buf, a, b) UASM_i_ADDU(buf, a, 0, b)
246#define uasm_i_nop(buf) uasm_i_sll(buf, 0, 0, 0)
247#define uasm_i_ssnop(buf) uasm_i_sll(buf, 0, 0, 1)
26b9e547 248
de6d5b55
DD
249static inline void uasm_i_drotr_safe(u32 **p, unsigned int a1,
250 unsigned int a2, unsigned int a3)
251{
252 if (a3 < 32)
abc597fe 253 ISAOPC(_drotr)(p, a1, a2, a3);
de6d5b55 254 else
abc597fe 255 ISAOPC(_drotr32)(p, a1, a2, a3 - 32);
de6d5b55
DD
256}
257
26b9e547
DD
258static inline void uasm_i_dsll_safe(u32 **p, unsigned int a1,
259 unsigned int a2, unsigned int a3)
260{
261 if (a3 < 32)
abc597fe 262 ISAOPC(_dsll)(p, a1, a2, a3);
26b9e547 263 else
abc597fe 264 ISAOPC(_dsll32)(p, a1, a2, a3 - 32);
26b9e547
DD
265}
266
71a1c776
SH
267static inline void uasm_i_dsrl_safe(u32 **p, unsigned int a1,
268 unsigned int a2, unsigned int a3)
269{
270 if (a3 < 32)
abc597fe 271 ISAOPC(_dsrl)(p, a1, a2, a3);
71a1c776 272 else
abc597fe 273 ISAOPC(_dsrl32)(p, a1, a2, a3 - 32);
71a1c776
SH
274}
275
e30ec452
TS
276/* Handle relocations. */
277struct uasm_reloc {
278 u32 *addr;
279 unsigned int type;
280 int lab;
281};
282
283/* This is zero so we can use zeroed label arrays. */
284#define UASM_LABEL_INVALID 0
285
234fcd14
RB
286void uasm_r_mips_pc16(struct uasm_reloc **rel, u32 *addr, int lid);
287void uasm_resolve_relocs(struct uasm_reloc *rel, struct uasm_label *lab);
288void uasm_move_relocs(struct uasm_reloc *rel, u32 *first, u32 *end, long off);
289void uasm_move_labels(struct uasm_label *lab, u32 *first, u32 *end, long off);
290void uasm_copy_handler(struct uasm_reloc *rel, struct uasm_label *lab,
291 u32 *first, u32 *end, u32 *target);
292int uasm_insn_has_bdelay(struct uasm_reloc *rel, u32 *addr);
e30ec452
TS
293
294/* Convenience functions for labeled branches. */
234fcd14 295void uasm_il_b(u32 **p, struct uasm_reloc **r, int lid);
71a1c776
SH
296void uasm_il_bbit0(u32 **p, struct uasm_reloc **r, unsigned int reg,
297 unsigned int bit, int lid);
298void uasm_il_bbit1(u32 **p, struct uasm_reloc **r, unsigned int reg,
299 unsigned int bit, int lid);
8dee5901
PB
300void uasm_il_beq(u32 **p, struct uasm_reloc **r, unsigned int r1,
301 unsigned int r2, int lid);
234fcd14
RB
302void uasm_il_beqz(u32 **p, struct uasm_reloc **r, unsigned int reg, int lid);
303void uasm_il_beqzl(u32 **p, struct uasm_reloc **r, unsigned int reg, int lid);
71a1c776
SH
304void uasm_il_bgezl(u32 **p, struct uasm_reloc **r, unsigned int reg, int lid);
305void uasm_il_bgez(u32 **p, struct uasm_reloc **r, unsigned int reg, int lid);
306void uasm_il_bltz(u32 **p, struct uasm_reloc **r, unsigned int reg, int lid);
fb2a27e7
TS
307void uasm_il_bne(u32 **p, struct uasm_reloc **r, unsigned int reg1,
308 unsigned int reg2, int lid);
234fcd14 309void uasm_il_bnez(u32 **p, struct uasm_reloc **r, unsigned int reg, int lid);
This page took 0.634149 seconds and 5 git commands to generate.