MIPS: lantiq: adds xrx200 ethernet clock definition
[deliverable/linux.git] / arch / mips / lantiq / xway / reset.c
CommitLineData
8ec6d935
JC
1/*
2 * This program is free software; you can redistribute it and/or modify it
3 * under the terms of the GNU General Public License version 2 as published
4 * by the Free Software Foundation.
5 *
6 * Copyright (C) 2010 John Crispin <blogic@openwrt.org>
7 */
8
9#include <linux/init.h>
10#include <linux/io.h>
11#include <linux/ioport.h>
12#include <linux/pm.h>
4af92e7a 13#include <linux/export.h>
6697c693
JC
14#include <linux/delay.h>
15#include <linux/of_address.h>
16#include <linux/of_platform.h>
17
8ec6d935
JC
18#include <asm/reboot.h>
19
20#include <lantiq_soc.h>
21
6697c693
JC
22#include "../prom.h"
23
8ec6d935
JC
24#define ltq_rcu_w32(x, y) ltq_w32((x), ltq_rcu_membase + (y))
25#define ltq_rcu_r32(x) ltq_r32(ltq_rcu_membase + (x))
26
6697c693
JC
27/* reset request register */
28#define RCU_RST_REQ 0x0010
29/* reset status register */
30#define RCU_RST_STAT 0x0014
8ec6d935 31
6697c693
JC
32/* reboot bit */
33#define RCU_RD_SRST BIT(30)
34/* reset cause */
35#define RCU_STAT_SHIFT 26
36/* boot selection */
15753b65
JC
37#define RCU_BOOT_SEL(x) ((x >> 18) & 0x7)
38#define RCU_BOOT_SEL_XRX200(x) (((x >> 17) & 0xf) | ((x >> 8) & 0x10))
8ec6d935 39
8ec6d935
JC
40/* remapped base addr of the reset control unit */
41static void __iomem *ltq_rcu_membase;
15753b65 42static struct device_node *ltq_rcu_np;
8ec6d935
JC
43
44/* This function is used by the watchdog driver */
45int ltq_reset_cause(void)
46{
6697c693
JC
47 u32 val = ltq_rcu_r32(RCU_RST_STAT);
48 return val >> RCU_STAT_SHIFT;
8ec6d935
JC
49}
50EXPORT_SYMBOL_GPL(ltq_reset_cause);
51
6697c693
JC
52/* allow platform code to find out what source we booted from */
53unsigned char ltq_boot_select(void)
54{
55 u32 val = ltq_rcu_r32(RCU_RST_STAT);
15753b65
JC
56
57 if (of_device_is_compatible(ltq_rcu_np, "lantiq,rcu-xrx200"))
58 return RCU_BOOT_SEL_XRX200(val);
59
60 return RCU_BOOT_SEL(val);
6697c693
JC
61}
62
63/* reset a io domain for u micro seconds */
64void ltq_reset_once(unsigned int module, ulong u)
65{
66 ltq_rcu_w32(ltq_rcu_r32(RCU_RST_REQ) | module, RCU_RST_REQ);
67 udelay(u);
68 ltq_rcu_w32(ltq_rcu_r32(RCU_RST_REQ) & ~module, RCU_RST_REQ);
69}
70
8ec6d935
JC
71static void ltq_machine_restart(char *command)
72{
8ec6d935 73 local_irq_disable();
6697c693 74 ltq_rcu_w32(ltq_rcu_r32(RCU_RST_REQ) | RCU_RD_SRST, RCU_RST_REQ);
8ec6d935
JC
75 unreachable();
76}
77
78static void ltq_machine_halt(void)
79{
8ec6d935
JC
80 local_irq_disable();
81 unreachable();
82}
83
84static void ltq_machine_power_off(void)
85{
8ec6d935
JC
86 local_irq_disable();
87 unreachable();
88}
89
90static int __init mips_reboot_setup(void)
91{
a0392222 92 struct resource res;
15753b65
JC
93
94 ltq_rcu_np = of_find_compatible_node(NULL, NULL, "lantiq,rcu-xway");
95 if (!ltq_rcu_np)
96 ltq_rcu_np = of_find_compatible_node(NULL, NULL,
97 "lantiq,rcu-xrx200");
a0392222
JC
98
99 /* check if all the reset register range is available */
15753b65 100 if (!ltq_rcu_np)
a0392222
JC
101 panic("Failed to load reset resources from devicetree");
102
15753b65 103 if (of_address_to_resource(ltq_rcu_np, 0, &res))
a0392222 104 panic("Failed to get rcu memory range");
8ec6d935 105
a0392222
JC
106 if (request_mem_region(res.start, resource_size(&res), res.name) < 0)
107 pr_err("Failed to request rcu memory");
8ec6d935 108
a0392222 109 ltq_rcu_membase = ioremap_nocache(res.start, resource_size(&res));
8ec6d935 110 if (!ltq_rcu_membase)
6697c693 111 panic("Failed to remap core memory");
8ec6d935
JC
112
113 _machine_restart = ltq_machine_restart;
114 _machine_halt = ltq_machine_halt;
115 pm_power_off = ltq_machine_power_off;
116
117 return 0;
118}
119
120arch_initcall(mips_reboot_setup);
This page took 0.119682 seconds and 5 git commands to generate.