Commit | Line | Data |
---|---|---|
40ef8cbc PM |
1 | /* |
2 | * | |
3 | * Common boot and setup code. | |
4 | * | |
5 | * Copyright (C) 2001 PPC64 Team, IBM Corp | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or | |
8 | * modify it under the terms of the GNU General Public License | |
9 | * as published by the Free Software Foundation; either version | |
10 | * 2 of the License, or (at your option) any later version. | |
11 | */ | |
12 | ||
13 | #undef DEBUG | |
14 | ||
40ef8cbc PM |
15 | #include <linux/module.h> |
16 | #include <linux/string.h> | |
17 | #include <linux/sched.h> | |
18 | #include <linux/init.h> | |
19 | #include <linux/kernel.h> | |
20 | #include <linux/reboot.h> | |
21 | #include <linux/delay.h> | |
22 | #include <linux/initrd.h> | |
23 | #include <linux/ide.h> | |
24 | #include <linux/seq_file.h> | |
25 | #include <linux/ioport.h> | |
26 | #include <linux/console.h> | |
27 | #include <linux/utsname.h> | |
28 | #include <linux/tty.h> | |
29 | #include <linux/root_dev.h> | |
30 | #include <linux/notifier.h> | |
31 | #include <linux/cpu.h> | |
32 | #include <linux/unistd.h> | |
33 | #include <linux/serial.h> | |
34 | #include <linux/serial_8250.h> | |
7a0268fa | 35 | #include <linux/bootmem.h> |
40ef8cbc | 36 | #include <asm/io.h> |
0cc4746c | 37 | #include <asm/kdump.h> |
40ef8cbc PM |
38 | #include <asm/prom.h> |
39 | #include <asm/processor.h> | |
40 | #include <asm/pgtable.h> | |
40ef8cbc PM |
41 | #include <asm/smp.h> |
42 | #include <asm/elf.h> | |
43 | #include <asm/machdep.h> | |
44 | #include <asm/paca.h> | |
40ef8cbc PM |
45 | #include <asm/time.h> |
46 | #include <asm/cputable.h> | |
47 | #include <asm/sections.h> | |
48 | #include <asm/btext.h> | |
49 | #include <asm/nvram.h> | |
50 | #include <asm/setup.h> | |
51 | #include <asm/system.h> | |
52 | #include <asm/rtas.h> | |
53 | #include <asm/iommu.h> | |
54 | #include <asm/serial.h> | |
55 | #include <asm/cache.h> | |
56 | #include <asm/page.h> | |
57 | #include <asm/mmu.h> | |
58 | #include <asm/lmb.h> | |
40ef8cbc | 59 | #include <asm/firmware.h> |
f78541dc | 60 | #include <asm/xmon.h> |
dcad47fc | 61 | #include <asm/udbg.h> |
593e537b | 62 | #include <asm/kexec.h> |
40ef8cbc | 63 | |
66ba135c SR |
64 | #include "setup.h" |
65 | ||
40ef8cbc PM |
66 | #ifdef DEBUG |
67 | #define DBG(fmt...) udbg_printf(fmt) | |
68 | #else | |
69 | #define DBG(fmt...) | |
70 | #endif | |
71 | ||
40ef8cbc PM |
72 | int have_of = 1; |
73 | int boot_cpuid = 0; | |
40ef8cbc PM |
74 | dev_t boot_dev; |
75 | u64 ppc64_pft_size; | |
76 | ||
dabcafd3 OJ |
77 | /* Pick defaults since we might want to patch instructions |
78 | * before we've read this from the device tree. | |
79 | */ | |
80 | struct ppc64_caches ppc64_caches = { | |
81 | .dline_size = 0x80, | |
82 | .log_dline_size = 7, | |
83 | .iline_size = 0x80, | |
84 | .log_iline_size = 7 | |
85 | }; | |
40ef8cbc PM |
86 | EXPORT_SYMBOL_GPL(ppc64_caches); |
87 | ||
88 | /* | |
89 | * These are used in binfmt_elf.c to put aux entries on the stack | |
90 | * for each elf executable being started. | |
91 | */ | |
92 | int dcache_bsize; | |
93 | int icache_bsize; | |
94 | int ucache_bsize; | |
95 | ||
40ef8cbc PM |
96 | #ifdef CONFIG_MAGIC_SYSRQ |
97 | unsigned long SYSRQ_KEY; | |
98 | #endif /* CONFIG_MAGIC_SYSRQ */ | |
99 | ||
100 | ||
40ef8cbc PM |
101 | #ifdef CONFIG_SMP |
102 | ||
103 | static int smt_enabled_cmdline; | |
104 | ||
105 | /* Look for ibm,smt-enabled OF option */ | |
106 | static void check_smt_enabled(void) | |
107 | { | |
108 | struct device_node *dn; | |
109 | char *smt_option; | |
110 | ||
111 | /* Allow the command line to overrule the OF option */ | |
112 | if (smt_enabled_cmdline) | |
113 | return; | |
114 | ||
115 | dn = of_find_node_by_path("/options"); | |
116 | ||
117 | if (dn) { | |
118 | smt_option = (char *)get_property(dn, "ibm,smt-enabled", NULL); | |
119 | ||
120 | if (smt_option) { | |
121 | if (!strcmp(smt_option, "on")) | |
122 | smt_enabled_at_boot = 1; | |
123 | else if (!strcmp(smt_option, "off")) | |
124 | smt_enabled_at_boot = 0; | |
125 | } | |
126 | } | |
127 | } | |
128 | ||
129 | /* Look for smt-enabled= cmdline option */ | |
130 | static int __init early_smt_enabled(char *p) | |
131 | { | |
132 | smt_enabled_cmdline = 1; | |
133 | ||
134 | if (!p) | |
135 | return 0; | |
136 | ||
137 | if (!strcmp(p, "on") || !strcmp(p, "1")) | |
138 | smt_enabled_at_boot = 1; | |
139 | else if (!strcmp(p, "off") || !strcmp(p, "0")) | |
140 | smt_enabled_at_boot = 0; | |
141 | ||
142 | return 0; | |
143 | } | |
144 | early_param("smt-enabled", early_smt_enabled); | |
145 | ||
5ad57078 PM |
146 | #else |
147 | #define check_smt_enabled() | |
40ef8cbc PM |
148 | #endif /* CONFIG_SMP */ |
149 | ||
4ba99b97 ME |
150 | /* Put the paca pointer into r13 and SPRG3 */ |
151 | void __init setup_paca(int cpu) | |
152 | { | |
153 | local_paca = &paca[cpu]; | |
154 | mtspr(SPRN_SPRG3, local_paca); | |
155 | } | |
156 | ||
40ef8cbc PM |
157 | /* |
158 | * Early initialization entry point. This is called by head.S | |
159 | * with MMU translation disabled. We rely on the "feature" of | |
160 | * the CPU that ignores the top 2 bits of the address in real | |
161 | * mode so we can access kernel globals normally provided we | |
162 | * only toy with things in the RMO region. From here, we do | |
163 | * some early parsing of the device-tree to setup out LMB | |
164 | * data structures, and allocate & initialize the hash table | |
165 | * and segment tables so we can start running with translation | |
166 | * enabled. | |
167 | * | |
168 | * It is this function which will call the probe() callback of | |
169 | * the various platform types and copy the matching one to the | |
170 | * global ppc_md structure. Your platform can eventually do | |
171 | * some very early initializations from the probe() routine, but | |
172 | * this is not recommended, be very careful as, for example, the | |
173 | * device-tree is not accessible via normal means at this point. | |
174 | */ | |
175 | ||
176 | void __init early_setup(unsigned long dt_ptr) | |
177 | { | |
33dbcf72 ME |
178 | /* Assume we're on cpu 0 for now. Don't write to the paca yet! */ |
179 | setup_paca(0); | |
180 | ||
296167ae ME |
181 | /* Enable early debugging if any specified (see udbg.h) */ |
182 | udbg_early_init(); | |
40ef8cbc | 183 | |
e8222502 | 184 | DBG(" -> early_setup(), dt_ptr: 0x%lx\n", dt_ptr); |
40ef8cbc | 185 | |
40ef8cbc PM |
186 | /* |
187 | * Do early initializations using the flattened device | |
188 | * tree, like retreiving the physical memory map or | |
189 | * calculating/retreiving the hash table size | |
190 | */ | |
191 | early_init_devtree(__va(dt_ptr)); | |
192 | ||
4df20460 | 193 | /* Now we know the logical id of our boot cpu, setup the paca. */ |
4ba99b97 | 194 | setup_paca(boot_cpuid); |
4df20460 AB |
195 | |
196 | /* Fix up paca fields required for the boot cpu */ | |
197 | get_paca()->cpu_start = 1; | |
198 | get_paca()->stab_real = __pa((u64)&initial_stab); | |
199 | get_paca()->stab_addr = (u64)&initial_stab; | |
200 | ||
e8222502 BH |
201 | /* Probe the machine type */ |
202 | probe_machine(); | |
40ef8cbc | 203 | |
47310413 | 204 | setup_kdump_trampoline(); |
0cc4746c | 205 | |
40ef8cbc PM |
206 | DBG("Found, Initializing memory management...\n"); |
207 | ||
208 | /* | |
3c726f8d BH |
209 | * Initialize the MMU Hash table and create the linear mapping |
210 | * of memory. Has to be done before stab/slb initialization as | |
211 | * this is currently where the page size encoding is obtained | |
40ef8cbc | 212 | */ |
3c726f8d | 213 | htab_initialize(); |
40ef8cbc PM |
214 | |
215 | /* | |
3c726f8d | 216 | * Initialize stab / SLB management except on iSeries |
40ef8cbc | 217 | */ |
856d08ec SR |
218 | if (cpu_has_feature(CPU_FTR_SLB)) |
219 | slb_initialize(); | |
220 | else if (!firmware_has_feature(FW_FEATURE_ISERIES)) | |
221 | stab_initialize(get_paca()->stab_real); | |
40ef8cbc PM |
222 | |
223 | DBG(" <- early_setup()\n"); | |
224 | } | |
225 | ||
799d6046 PM |
226 | #ifdef CONFIG_SMP |
227 | void early_setup_secondary(void) | |
228 | { | |
229 | struct paca_struct *lpaca = get_paca(); | |
230 | ||
231 | /* Mark enabled in PACA */ | |
232 | lpaca->proc_enabled = 0; | |
233 | ||
234 | /* Initialize hash table for that CPU */ | |
235 | htab_initialize_secondary(); | |
236 | ||
237 | /* Initialize STAB/SLB. We use a virtual address as it works | |
238 | * in real mode on pSeries and we want a virutal address on | |
239 | * iSeries anyway | |
240 | */ | |
241 | if (cpu_has_feature(CPU_FTR_SLB)) | |
242 | slb_initialize(); | |
243 | else | |
244 | stab_initialize(lpaca->stab_addr); | |
245 | } | |
246 | ||
247 | #endif /* CONFIG_SMP */ | |
40ef8cbc | 248 | |
b8f51021 ME |
249 | #if defined(CONFIG_SMP) || defined(CONFIG_KEXEC) |
250 | void smp_release_cpus(void) | |
251 | { | |
252 | extern unsigned long __secondary_hold_spinloop; | |
758438a7 | 253 | unsigned long *ptr; |
b8f51021 ME |
254 | |
255 | DBG(" -> smp_release_cpus()\n"); | |
256 | ||
257 | /* All secondary cpus are spinning on a common spinloop, release them | |
258 | * all now so they can start to spin on their individual paca | |
259 | * spinloops. For non SMP kernels, the secondary cpus never get out | |
260 | * of the common spinloop. | |
261 | * This is useless but harmless on iSeries, secondaries are already | |
262 | * waiting on their paca spinloops. */ | |
263 | ||
758438a7 ME |
264 | ptr = (unsigned long *)((unsigned long)&__secondary_hold_spinloop |
265 | - PHYSICAL_START); | |
266 | *ptr = 1; | |
b8f51021 ME |
267 | mb(); |
268 | ||
269 | DBG(" <- smp_release_cpus()\n"); | |
270 | } | |
271 | #endif /* CONFIG_SMP || CONFIG_KEXEC */ | |
272 | ||
40ef8cbc | 273 | /* |
799d6046 PM |
274 | * Initialize some remaining members of the ppc64_caches and systemcfg |
275 | * structures | |
40ef8cbc PM |
276 | * (at least until we get rid of them completely). This is mostly some |
277 | * cache informations about the CPU that will be used by cache flush | |
278 | * routines and/or provided to userland | |
279 | */ | |
280 | static void __init initialize_cache_info(void) | |
281 | { | |
282 | struct device_node *np; | |
283 | unsigned long num_cpus = 0; | |
284 | ||
285 | DBG(" -> initialize_cache_info()\n"); | |
286 | ||
287 | for (np = NULL; (np = of_find_node_by_type(np, "cpu"));) { | |
288 | num_cpus += 1; | |
289 | ||
290 | /* We're assuming *all* of the CPUs have the same | |
291 | * d-cache and i-cache sizes... -Peter | |
292 | */ | |
293 | ||
294 | if ( num_cpus == 1 ) { | |
295 | u32 *sizep, *lsizep; | |
296 | u32 size, lsize; | |
297 | const char *dc, *ic; | |
298 | ||
299 | /* Then read cache informations */ | |
e8222502 | 300 | if (machine_is(powermac)) { |
40ef8cbc PM |
301 | dc = "d-cache-block-size"; |
302 | ic = "i-cache-block-size"; | |
303 | } else { | |
304 | dc = "d-cache-line-size"; | |
305 | ic = "i-cache-line-size"; | |
306 | } | |
307 | ||
308 | size = 0; | |
309 | lsize = cur_cpu_spec->dcache_bsize; | |
310 | sizep = (u32 *)get_property(np, "d-cache-size", NULL); | |
311 | if (sizep != NULL) | |
312 | size = *sizep; | |
313 | lsizep = (u32 *) get_property(np, dc, NULL); | |
314 | if (lsizep != NULL) | |
315 | lsize = *lsizep; | |
316 | if (sizep == 0 || lsizep == 0) | |
317 | DBG("Argh, can't find dcache properties ! " | |
318 | "sizep: %p, lsizep: %p\n", sizep, lsizep); | |
319 | ||
a7f290da BH |
320 | ppc64_caches.dsize = size; |
321 | ppc64_caches.dline_size = lsize; | |
40ef8cbc PM |
322 | ppc64_caches.log_dline_size = __ilog2(lsize); |
323 | ppc64_caches.dlines_per_page = PAGE_SIZE / lsize; | |
324 | ||
325 | size = 0; | |
326 | lsize = cur_cpu_spec->icache_bsize; | |
327 | sizep = (u32 *)get_property(np, "i-cache-size", NULL); | |
328 | if (sizep != NULL) | |
329 | size = *sizep; | |
330 | lsizep = (u32 *)get_property(np, ic, NULL); | |
331 | if (lsizep != NULL) | |
332 | lsize = *lsizep; | |
333 | if (sizep == 0 || lsizep == 0) | |
334 | DBG("Argh, can't find icache properties ! " | |
335 | "sizep: %p, lsizep: %p\n", sizep, lsizep); | |
336 | ||
a7f290da BH |
337 | ppc64_caches.isize = size; |
338 | ppc64_caches.iline_size = lsize; | |
40ef8cbc PM |
339 | ppc64_caches.log_iline_size = __ilog2(lsize); |
340 | ppc64_caches.ilines_per_page = PAGE_SIZE / lsize; | |
341 | } | |
342 | } | |
343 | ||
40ef8cbc PM |
344 | DBG(" <- initialize_cache_info()\n"); |
345 | } | |
346 | ||
40ef8cbc PM |
347 | |
348 | /* | |
349 | * Do some initial setup of the system. The parameters are those which | |
350 | * were passed in from the bootloader. | |
351 | */ | |
352 | void __init setup_system(void) | |
353 | { | |
354 | DBG(" -> setup_system()\n"); | |
355 | ||
356 | /* | |
357 | * Unflatten the device-tree passed by prom_init or kexec | |
358 | */ | |
359 | unflatten_device_tree(); | |
360 | ||
361 | /* | |
362 | * Fill the ppc64_caches & systemcfg structures with informations | |
0ebfff14 | 363 | * retrieved from the device-tree. |
40ef8cbc PM |
364 | */ |
365 | initialize_cache_info(); | |
366 | ||
0ebfff14 BH |
367 | /* |
368 | * Initialize irq remapping subsystem | |
369 | */ | |
370 | irq_early_init(); | |
371 | ||
40ef8cbc PM |
372 | #ifdef CONFIG_PPC_RTAS |
373 | /* | |
374 | * Initialize RTAS if available | |
375 | */ | |
376 | rtas_initialize(); | |
377 | #endif /* CONFIG_PPC_RTAS */ | |
40ef8cbc PM |
378 | |
379 | /* | |
380 | * Check if we have an initrd provided via the device-tree | |
381 | */ | |
382 | check_for_initrd(); | |
40ef8cbc PM |
383 | |
384 | /* | |
385 | * Do some platform specific early initializations, that includes | |
386 | * setting up the hash table pointers. It also sets up some interrupt-mapping | |
387 | * related options that will be used by finish_device_tree() | |
388 | */ | |
389 | ppc_md.init_early(); | |
40ef8cbc | 390 | |
463ce0e1 BH |
391 | /* |
392 | * We can discover serial ports now since the above did setup the | |
393 | * hash table management for us, thus ioremap works. We do that early | |
394 | * so that further code can be debugged | |
395 | */ | |
463ce0e1 | 396 | find_legacy_serial_ports(); |
463ce0e1 | 397 | |
40ef8cbc PM |
398 | /* |
399 | * Initialize xmon | |
400 | */ | |
401 | #ifdef CONFIG_XMON_DEFAULT | |
402 | xmon_init(1); | |
403 | #endif | |
40ef8cbc PM |
404 | /* |
405 | * Register early console | |
406 | */ | |
407 | register_early_udbg_console(); | |
40ef8cbc | 408 | |
480f6f35 ME |
409 | if (do_early_xmon) |
410 | debugger(NULL); | |
411 | ||
5ad57078 PM |
412 | check_smt_enabled(); |
413 | smp_setup_cpu_maps(); | |
40ef8cbc | 414 | |
f018b36f | 415 | #ifdef CONFIG_SMP |
40ef8cbc PM |
416 | /* Release secondary cpus out of their spinloops at 0x60 now that |
417 | * we can map physical -> logical CPU ids | |
418 | */ | |
419 | smp_release_cpus(); | |
f018b36f | 420 | #endif |
40ef8cbc PM |
421 | |
422 | printk("Starting Linux PPC64 %s\n", system_utsname.version); | |
423 | ||
424 | printk("-----------------------------------------------------\n"); | |
425 | printk("ppc64_pft_size = 0x%lx\n", ppc64_pft_size); | |
a7f290da | 426 | printk("physicalMemorySize = 0x%lx\n", lmb_phys_mem_size()); |
40ef8cbc | 427 | printk("ppc64_caches.dcache_line_size = 0x%x\n", |
a7f290da | 428 | ppc64_caches.dline_size); |
40ef8cbc | 429 | printk("ppc64_caches.icache_line_size = 0x%x\n", |
a7f290da | 430 | ppc64_caches.iline_size); |
40ef8cbc PM |
431 | printk("htab_address = 0x%p\n", htab_address); |
432 | printk("htab_hash_mask = 0x%lx\n", htab_hash_mask); | |
398ab1fc ME |
433 | #if PHYSICAL_START > 0 |
434 | printk("physical_start = 0x%x\n", PHYSICAL_START); | |
435 | #endif | |
40ef8cbc | 436 | printk("-----------------------------------------------------\n"); |
40ef8cbc | 437 | |
40ef8cbc PM |
438 | DBG(" <- setup_system()\n"); |
439 | } | |
440 | ||
40ef8cbc PM |
441 | #ifdef CONFIG_IRQSTACKS |
442 | static void __init irqstack_early_init(void) | |
443 | { | |
444 | unsigned int i; | |
445 | ||
446 | /* | |
447 | * interrupt stacks must be under 256MB, we cannot afford to take | |
448 | * SLB misses on them. | |
449 | */ | |
0e551954 | 450 | for_each_possible_cpu(i) { |
3c726f8d BH |
451 | softirq_ctx[i] = (struct thread_info *) |
452 | __va(lmb_alloc_base(THREAD_SIZE, | |
453 | THREAD_SIZE, 0x10000000)); | |
454 | hardirq_ctx[i] = (struct thread_info *) | |
455 | __va(lmb_alloc_base(THREAD_SIZE, | |
456 | THREAD_SIZE, 0x10000000)); | |
40ef8cbc PM |
457 | } |
458 | } | |
459 | #else | |
460 | #define irqstack_early_init() | |
461 | #endif | |
462 | ||
463 | /* | |
464 | * Stack space used when we detect a bad kernel stack pointer, and | |
465 | * early in SMP boots before relocation is enabled. | |
466 | */ | |
467 | static void __init emergency_stack_init(void) | |
468 | { | |
469 | unsigned long limit; | |
470 | unsigned int i; | |
471 | ||
472 | /* | |
473 | * Emergency stacks must be under 256MB, we cannot afford to take | |
474 | * SLB misses on them. The ABI also requires them to be 128-byte | |
475 | * aligned. | |
476 | * | |
477 | * Since we use these as temporary stacks during secondary CPU | |
478 | * bringup, we need to get at them in real mode. This means they | |
479 | * must also be within the RMO region. | |
480 | */ | |
481 | limit = min(0x10000000UL, lmb.rmo_size); | |
482 | ||
0e551954 | 483 | for_each_possible_cpu(i) |
3c726f8d BH |
484 | paca[i].emergency_sp = |
485 | __va(lmb_alloc_base(HW_PAGE_SIZE, 128, limit)) + HW_PAGE_SIZE; | |
40ef8cbc PM |
486 | } |
487 | ||
40ef8cbc PM |
488 | /* |
489 | * Called into from start_kernel, after lock_kernel has been called. | |
490 | * Initializes bootmem, which is unsed to manage page allocation until | |
491 | * mem_init is called. | |
492 | */ | |
493 | void __init setup_arch(char **cmdline_p) | |
494 | { | |
40ef8cbc PM |
495 | ppc64_boot_msg(0x12, "Setup Arch"); |
496 | ||
497 | *cmdline_p = cmd_line; | |
498 | ||
499 | /* | |
500 | * Set cache line size based on type of cpu as a default. | |
501 | * Systems with OF can look in the properties on the cpu node(s) | |
502 | * for a possibly more accurate value. | |
503 | */ | |
504 | dcache_bsize = ppc64_caches.dline_size; | |
505 | icache_bsize = ppc64_caches.iline_size; | |
506 | ||
507 | /* reboot on panic */ | |
508 | panic_timeout = 180; | |
40ef8cbc PM |
509 | |
510 | if (ppc_md.panic) | |
7e990266 | 511 | setup_panic(); |
40ef8cbc PM |
512 | |
513 | init_mm.start_code = PAGE_OFFSET; | |
514 | init_mm.end_code = (unsigned long) _etext; | |
515 | init_mm.end_data = (unsigned long) _edata; | |
516 | init_mm.brk = klimit; | |
517 | ||
518 | irqstack_early_init(); | |
519 | emergency_stack_init(); | |
520 | ||
40ef8cbc PM |
521 | stabs_alloc(); |
522 | ||
523 | /* set up the bootmem stuff with available memory */ | |
524 | do_init_bootmem(); | |
525 | sparse_init(); | |
526 | ||
0458060c PM |
527 | #ifdef CONFIG_DUMMY_CONSOLE |
528 | conswitchp = &dummy_con; | |
529 | #endif | |
530 | ||
40ef8cbc PM |
531 | ppc_md.setup_arch(); |
532 | ||
40ef8cbc PM |
533 | paging_init(); |
534 | ppc64_boot_msg(0x15, "Setup Done"); | |
535 | } | |
536 | ||
537 | ||
538 | /* ToDo: do something useful if ppc_md is not yet setup. */ | |
539 | #define PPC64_LINUX_FUNCTION 0x0f000000 | |
540 | #define PPC64_IPL_MESSAGE 0xc0000000 | |
541 | #define PPC64_TERM_MESSAGE 0xb0000000 | |
542 | ||
543 | static void ppc64_do_msg(unsigned int src, const char *msg) | |
544 | { | |
545 | if (ppc_md.progress) { | |
546 | char buf[128]; | |
547 | ||
548 | sprintf(buf, "%08X\n", src); | |
549 | ppc_md.progress(buf, 0); | |
550 | snprintf(buf, 128, "%s", msg); | |
551 | ppc_md.progress(buf, 0); | |
552 | } | |
553 | } | |
554 | ||
555 | /* Print a boot progress message. */ | |
556 | void ppc64_boot_msg(unsigned int src, const char *msg) | |
557 | { | |
558 | ppc64_do_msg(PPC64_LINUX_FUNCTION|PPC64_IPL_MESSAGE|src, msg); | |
559 | printk("[boot]%04x %s\n", src, msg); | |
560 | } | |
561 | ||
562 | /* Print a termination message (print only -- does not stop the kernel) */ | |
563 | void ppc64_terminate_msg(unsigned int src, const char *msg) | |
564 | { | |
565 | ppc64_do_msg(PPC64_LINUX_FUNCTION|PPC64_TERM_MESSAGE|src, msg); | |
566 | printk("[terminate]%04x %s\n", src, msg); | |
567 | } | |
568 | ||
40ef8cbc PM |
569 | void cpu_die(void) |
570 | { | |
571 | if (ppc_md.cpu_die) | |
572 | ppc_md.cpu_die(); | |
573 | } | |
7a0268fa AB |
574 | |
575 | #ifdef CONFIG_SMP | |
576 | void __init setup_per_cpu_areas(void) | |
577 | { | |
578 | int i; | |
579 | unsigned long size; | |
580 | char *ptr; | |
581 | ||
582 | /* Copy section for each CPU (we discard the original) */ | |
583 | size = ALIGN(__per_cpu_end - __per_cpu_start, SMP_CACHE_BYTES); | |
584 | #ifdef CONFIG_MODULES | |
585 | if (size < PERCPU_ENOUGH_ROOM) | |
586 | size = PERCPU_ENOUGH_ROOM; | |
587 | #endif | |
588 | ||
0e551954 | 589 | for_each_possible_cpu(i) { |
7a0268fa AB |
590 | ptr = alloc_bootmem_node(NODE_DATA(cpu_to_node(i)), size); |
591 | if (!ptr) | |
592 | panic("Cannot allocate cpu data for CPU %d\n", i); | |
593 | ||
594 | paca[i].data_offset = ptr - __per_cpu_start; | |
595 | memcpy(ptr, __per_cpu_start, __per_cpu_end - __per_cpu_start); | |
596 | } | |
597 | } | |
598 | #endif |