[deliverable/linux.git] / arch / powerpc / sysdev / fsl_pci.c

/*
 * MPC86XX pci setup code
 *
 * Recode: ZHANG WEI <wei.zhang@freescale.com>
 * Initial author: Xianghua Xiao <x.xiao@freescale.com>
 *
 * Copyright 2006 Freescale Semiconductor Inc.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */

#include <linux/types.h>
#include <linux/module.h>
#include <linux/init.h>
#include <linux/pci.h>
#include <linux/serial.h>

#include <asm/system.h>
#include <asm/atomic.h>
#include <asm/io.h>
#include <asm/prom.h>
#include <asm/pci-bridge.h>
#include <sysdev/fsl_soc.h>
#include <sysdev/fsl_pci.h>

#include "../platforms/86xx/mpc86xx.h"

#undef DEBUG

#ifdef DEBUG
#define DBG(fmt, args...) printk(KERN_ERR "%s: " fmt, __FUNCTION__, ## args)
#else
#define DBG(fmt, args...)
#endif

struct pcie_outbound_window_regs {
	uint    pexotar;               /* 0x.0 - PCI Express outbound translation address register */
	uint    pexotear;              /* 0x.4 - PCI Express outbound translation extended address register */
	uint    pexowbar;              /* 0x.8 - PCI Express outbound window base address register */
	char    res1[4];
	uint    pexowar;               /* 0x.10 - PCI Express outbound window attributes register */
	char    res2[12];
};

struct pcie_inbound_window_regs {
	uint    pexitar;               /* 0x.0 - PCI Express inbound translation address register */
	char    res1[4];
	uint    pexiwbar;              /* 0x.8 - PCI Express inbound window base address register */
	uint    pexiwbear;             /* 0x.c - PCI Express inbound window base extended address register */
	uint    pexiwar;               /* 0x.10 - PCI Express inbound window attributes register */
	char    res2[12];
};

static void __init setup_pcie_atmu(struct pci_controller *hose, struct resource *rsrc)
{
	volatile struct ccsr_pex *pcie;
	volatile struct pcie_outbound_window_regs *pcieow;
	volatile struct pcie_inbound_window_regs *pcieiw;
	int i = 0;

	DBG("PCIE memory map start 0x%x, size 0x%x\n", rsrc->start,
			rsrc->end - rsrc->start + 1);
	pcie = ioremap(rsrc->start, rsrc->end - rsrc->start + 1);

	/* Disable all windows (except pexowar0 since its ignored) */
	pcie->pexowar1 = 0;
	pcie->pexowar2 = 0;
 	pcie->pexowar3 = 0;
 	pcie->pexowar4 = 0;
 	pcie->pexiwar1 = 0;
 	pcie->pexiwar2 = 0;
 	pcie->pexiwar3 = 0;

 	pcieow = (struct pcie_outbound_window_regs *)&pcie->pexotar1;
 	pcieiw = (struct pcie_inbound_window_regs *)&pcie->pexitar1;

 	/* Setup outbound MEM window */
 	for(i = 0; i < 3; i++)
 		if (hose->mem_resources[i].flags & IORESOURCE_MEM){
 			DBG("PCIE MEM resource start 0x%08x, size 0x%08x.\n",
 				hose->mem_resources[i].start,
 				hose->mem_resources[i].end
 				  - hose->mem_resources[i].start + 1);
 			pcieow->pexotar = (hose->mem_resources[i].start) >> 12
 				& 0x000fffff;
 			pcieow->pexotear = 0;
 			pcieow->pexowbar = (hose->mem_resources[i].start) >> 12
 				& 0x000fffff;
 			/* Enable, Mem R/W */
 			pcieow->pexowar = 0x80044000 |
 				(__ilog2(hose->mem_resources[i].end
 					 - hose->mem_resources[i].start + 1)
 				 - 1);
 			pcieow++;
 		}

 	/* Setup outbound IO window */
 	if (hose->io_resource.flags & IORESOURCE_IO){
 		DBG("PCIE IO resource start 0x%08x, size 0x%08x, phy base 0x%08x.\n",
 			hose->io_resource.start,
 			hose->io_resource.end - hose->io_resource.start + 1,
 			hose->io_base_phys);
 		pcieow->pexotar = (hose->io_resource.start) >> 12 & 0x000fffff;
 		pcieow->pexotear = 0;
 		pcieow->pexowbar = (hose->io_base_phys) >> 12 & 0x000fffff;
 		/* Enable, IO R/W */
 		pcieow->pexowar = 0x80088000 | (__ilog2(hose->io_resource.end
 					- hose->io_resource.start + 1) - 1);
 	}

 	/* Setup 2G inbound Memory Window @ 0 */
 	pcieiw->pexitar = 0x00000000;
 	pcieiw->pexiwbar = 0x00000000;
 	/* Enable, Prefetch, Local Mem, Snoop R/W, 2G */
 	pcieiw->pexiwar = 0xa0f5501e;
}

static void __init
mpc86xx_setup_pcie(struct pci_controller *hose, u32 pcie_offset, u32 pcie_size)
{
	u16 cmd;

	DBG("PCIE host controller register offset 0x%08x, size 0x%08x.\n",
			pcie_offset, pcie_size);

	early_read_config_word(hose, 0, 0, PCI_COMMAND, &cmd);
	cmd |= PCI_COMMAND_SERR | PCI_COMMAND_MASTER | PCI_COMMAND_MEMORY
	    | PCI_COMMAND_IO;
	early_write_config_word(hose, 0, 0, PCI_COMMAND, cmd);

	early_write_config_byte(hose, 0, 0, PCI_LATENCY_TIMER, 0x80);
}

static void __devinit quirk_fsl_pcie_transparent(struct pci_dev *dev)
{
	struct resource *res;
	int i, res_idx = PCI_BRIDGE_RESOURCES;
	struct pci_controller *hose;

	/*
	 * Make the bridge be transparent.
	 */
	dev->transparent = 1;

	hose = pci_bus_to_host(dev->bus);
	if (!hose) {
		printk(KERN_ERR "Can't find hose for bus %d\n",
		       dev->bus->number);
		return;
	}

	if (hose->io_resource.flags) {
		res = &dev->resource[res_idx++];
		res->start = hose->io_resource.start;
		res->end = hose->io_resource.end;
		res->flags = hose->io_resource.flags;
	}

	for (i = 0; i < 3; i++) {
		res = &dev->resource[res_idx + i];
		res->start = hose->mem_resources[i].start;
		res->end = hose->mem_resources[i].end;
		res->flags = hose->mem_resources[i].flags;
	}
}


DECLARE_PCI_FIXUP_EARLY(0x1957, 0x7010, quirk_fsl_pcie_transparent);
DECLARE_PCI_FIXUP_EARLY(0x1957, 0x7011, quirk_fsl_pcie_transparent);

#define PCIE_LTSSM	0x404	/* PCIe Link Training and Status */
#define PCIE_LTSSM_L0	0x16	/* L0 state */

int __init mpc86xx_add_bridge(struct device_node *dev)
{
	int len;
	struct pci_controller *hose;
	struct resource rsrc;
	const int *bus_range;
	int has_address = 0;
	int primary = 0;
	u16 val;

	DBG("Adding PCIE host bridge %s\n", dev->full_name);

	/* Fetch host bridge registers address */
	has_address = (of_address_to_resource(dev, 0, &rsrc) == 0);

	/* Get bus range if any */
	bus_range = of_get_property(dev, "bus-range", &len);
	if (bus_range == NULL || len < 2 * sizeof(int))
		printk(KERN_WARNING "Can't get bus-range for %s, assume"
		       " bus 0\n", dev->full_name);

	pci_assign_all_buses = 1;
	hose = pcibios_alloc_controller(dev);
	if (!hose)
		return -ENOMEM;

	hose->indirect_type = PPC_INDIRECT_TYPE_EXT_REG |
				PPC_INDIRECT_TYPE_SURPRESS_PRIMARY_BUS;

	hose->first_busno = bus_range ? bus_range[0] : 0x0;
	hose->last_busno = bus_range ? bus_range[1] : 0xff;

	setup_indirect_pci(hose, rsrc.start, rsrc.start + 0x4);

	/* Probe the hose link training status */
	early_read_config_word(hose, 0, 0, PCIE_LTSSM, &val);
	if (val < PCIE_LTSSM_L0)
		return -ENXIO;

	/* Setup the PCIE host controller. */
	mpc86xx_setup_pcie(hose, rsrc.start, rsrc.end - rsrc.start + 1);

	if ((rsrc.start & 0xfffff) == 0x8000)
		primary = 1;

	printk(KERN_INFO "Found MPC86xx PCIE host bridge at 0x%08lx. "
	       "Firmware bus number: %d->%d\n",
	       (unsigned long) rsrc.start,
	       hose->first_busno, hose->last_busno);

	DBG(" ->Hose at 0x%p, cfg_addr=0x%p,cfg_data=0x%p\n",
		hose, hose->cfg_addr, hose->cfg_data);

	/* Interpret the "ranges" property */
	/* This also maps the I/O region and sets isa_io/mem_base */
	pci_process_bridge_OF_ranges(hose, dev, primary);

	/* Setup PEX window registers */
	setup_pcie_atmu(hose, &rsrc);

	return 0;
}
Commit	Line	Data
b809b3e8 JL	1	/*
	2	* MPC86XX pci setup code
	3	*
	4	* Recode: ZHANG WEI <wei.zhang@freescale.com>
	5	* Initial author: Xianghua Xiao <x.xiao@freescale.com>
	6	*
	7	* Copyright 2006 Freescale Semiconductor Inc.
	8	*
	9	* This program is free software; you can redistribute it and/or modify it
	10	* under the terms of the GNU General Public License as published by the
	11	* Free Software Foundation; either version 2 of the License, or (at your
	12	* option) any later version.
	13	*/
	14
b809b3e8 JL	15	#include <linux/types.h>
	16	#include <linux/module.h>
	17	#include <linux/init.h>
	18	#include <linux/pci.h>
	19	#include <linux/serial.h>
	20
	21	#include <asm/system.h>
	22	#include <asm/atomic.h>
	23	#include <asm/io.h>
	24	#include <asm/prom.h>
b809b3e8 JL	25	#include <asm/pci-bridge.h>
b809b3e8 JL	26	#include <sysdev/fsl_soc.h>
55c44991	27	#include <sysdev/fsl_pci.h>
b809b3e8	28
55c44991	29	#include "../platforms/86xx/mpc86xx.h"
b809b3e8 JL	30
	31	#undef DEBUG
	32
	33	#ifdef DEBUG
	34	#define DBG(fmt, args...) printk(KERN_ERR "%s: " fmt, __FUNCTION__, ## args)
	35	#else
	36	#define DBG(fmt, args...)
	37	#endif
	38
	39	struct pcie_outbound_window_regs {
	40	uint pexotar; /* 0x.0 - PCI Express outbound translation address register */
	41	uint pexotear; /* 0x.4 - PCI Express outbound translation extended address register */
	42	uint pexowbar; /* 0x.8 - PCI Express outbound window base address register */
	43	char res1[4];
	44	uint pexowar; /* 0x.10 - PCI Express outbound window attributes register */
	45	char res2[12];
	46	};
	47
	48	struct pcie_inbound_window_regs {
	49	uint pexitar; /* 0x.0 - PCI Express inbound translation address register */
	50	char res1[4];
	51	uint pexiwbar; /* 0x.8 - PCI Express inbound window base address register */
	52	uint pexiwbear; /* 0x.c - PCI Express inbound window base extended address register */
	53	uint pexiwar; /* 0x.10 - PCI Express inbound window attributes register */
	54	char res2[12];
	55	};
	56
	57	static void __init setup_pcie_atmu(struct pci_controller hose, struct resource rsrc)
	58	{
	59	volatile struct ccsr_pex *pcie;
	60	volatile struct pcie_outbound_window_regs *pcieow;
	61	volatile struct pcie_inbound_window_regs *pcieiw;
	62	int i = 0;
	63
	64	DBG("PCIE memory map start 0x%x, size 0x%x\n", rsrc->start,
	65	rsrc->end - rsrc->start + 1);
	66	pcie = ioremap(rsrc->start, rsrc->end - rsrc->start + 1);
	67
	68	/* Disable all windows (except pexowar0 since its ignored) */
	69	pcie->pexowar1 = 0;
	70	pcie->pexowar2 = 0;
	71	pcie->pexowar3 = 0;
	72	pcie->pexowar4 = 0;
	73	pcie->pexiwar1 = 0;
	74	pcie->pexiwar2 = 0;
	75	pcie->pexiwar3 = 0;
	76
	77	pcieow = (struct pcie_outbound_window_regs *)&pcie->pexotar1;
	78	pcieiw = (struct pcie_inbound_window_regs *)&pcie->pexitar1;
	79
	80	/* Setup outbound MEM window */
	81	for(i = 0; i < 3; i++)
	82	if (hose->mem_resources[i].flags & IORESOURCE_MEM){
	83	DBG("PCIE MEM resource start 0x%08x, size 0x%08x.\n",
	84	hose->mem_resources[i].start,
	85	hose->mem_resources[i].end
	86	- hose->mem_resources[i].start + 1);
	87	pcieow->pexotar = (hose->mem_resources[i].start) >> 12
	88	& 0x000fffff;
	89	pcieow->pexotear = 0;
	90	pcieow->pexowbar = (hose->mem_resources[i].start) >> 12
	91	& 0x000fffff;
	92	/* Enable, Mem R/W */
	93	pcieow->pexowar = 0x80044000 \|
94	(__ilog2(hose->mem_resources[i].end
95	- hose->mem_resources[i].start + 1)
96	- 1);
97	pcieow++;
98	}
99
100	/* Setup outbound IO window */
101	if (hose->io_resource.flags & IORESOURCE_IO){
102	DBG("PCIE IO resource start 0x%08x, size 0x%08x, phy base 0x%08x.\n",
103	hose->io_resource.start,
104	hose->io_resource.end - hose->io_resource.start + 1,
105	hose->io_base_phys);
106	pcieow->pexotar = (hose->io_resource.start) >> 12 & 0x000fffff;
107	pcieow->pexotear = 0;
108	pcieow->pexowbar = (hose->io_base_phys) >> 12 & 0x000fffff;
109	/* Enable, IO R/W */
110	pcieow->pexowar = 0x80088000 \| (__ilog2(hose->io_resource.end
111	- hose->io_resource.start + 1) - 1);
112	}
113
114	/* Setup 2G inbound Memory Window @ 0 */
115	pcieiw->pexitar = 0x00000000;
116	pcieiw->pexiwbar = 0x00000000;
117	/* Enable, Prefetch, Local Mem, Snoop R/W, 2G */
118	pcieiw->pexiwar = 0xa0f5501e;
119	}
120
121	static void __init
122	mpc86xx_setup_pcie(struct pci_controller *hose, u32 pcie_offset, u32 pcie_size)
123	{
b809b3e8	124	u16 cmd;
b809b3e8 JL	125
	126	DBG("PCIE host controller register offset 0x%08x, size 0x%08x.\n",
	127	pcie_offset, pcie_size);
	128
b809b3e8 JL	129	early_read_config_word(hose, 0, 0, PCI_COMMAND, &cmd);
	130	cmd \|= PCI_COMMAND_SERR \| PCI_COMMAND_MASTER \| PCI_COMMAND_MEMORY
	131	\| PCI_COMMAND_IO;
	132	early_write_config_word(hose, 0, 0, PCI_COMMAND, cmd);
	133
	134	early_write_config_byte(hose, 0, 0, PCI_LATENCY_TIMER, 0x80);
9ad494f6 KG	135	}
9ad494f6 KG	136
20243c72 ZW	137	static void __devinit quirk_fsl_pcie_transparent(struct pci_dev *dev)
	138	{
	139	struct resource *res;
	140	int i, res_idx = PCI_BRIDGE_RESOURCES;
	141	struct pci_controller *hose;
	142
	143	/*
	144	* Make the bridge be transparent.
	145	*/
	146	dev->transparent = 1;
	147
0b1d40c4	148	hose = pci_bus_to_host(dev->bus);
20243c72 ZW	149	if (!hose) {
	150	printk(KERN_ERR "Can't find hose for bus %d\n",
	151	dev->bus->number);
	152	return;
	153	}
	154
	155	if (hose->io_resource.flags) {
	156	res = &dev->resource[res_idx++];
	157	res->start = hose->io_resource.start;
	158	res->end = hose->io_resource.end;
	159	res->flags = hose->io_resource.flags;
	160	}
	161
	162	for (i = 0; i < 3; i++) {
	163	res = &dev->resource[res_idx + i];
	164	res->start = hose->mem_resources[i].start;
	165	res->end = hose->mem_resources[i].end;
	166	res->flags = hose->mem_resources[i].flags;
	167	}
	168	}
	169
	170
	171	DECLARE_PCI_FIXUP_EARLY(0x1957, 0x7010, quirk_fsl_pcie_transparent);
	172	DECLARE_PCI_FIXUP_EARLY(0x1957, 0x7011, quirk_fsl_pcie_transparent);
	173
e4725c23 ZW	174	#define PCIE_LTSSM 0x404 /* PCIe Link Training and Status */
	175	#define PCIE_LTSSM_L0 0x16 /* L0 state */
	176
09b55f76	177	int __init mpc86xx_add_bridge(struct device_node *dev)
b809b3e8 JL	178	{
	179	int len;
	180	struct pci_controller *hose;
	181	struct resource rsrc;
8efca493	182	const int *bus_range;
b809b3e8 JL	183	int has_address = 0;
b809b3e8 JL	184	int primary = 0;
e4725c23	185	u16 val;
b809b3e8 JL	186
	187	DBG("Adding PCIE host bridge %s\n", dev->full_name);
	188
	189	/* Fetch host bridge registers address */
	190	has_address = (of_address_to_resource(dev, 0, &rsrc) == 0);
	191
	192	/* Get bus range if any */
e2eb6392	193	bus_range = of_get_property(dev, "bus-range", &len);
b809b3e8 JL	194	if (bus_range == NULL \|\| len < 2 * sizeof(int))
	195	printk(KERN_WARNING "Can't get bus-range for %s, assume"
	196	" bus 0\n", dev->full_name);
	197
476f5779	198	pci_assign_all_buses = 1;
dbf8471f	199	hose = pcibios_alloc_controller(dev);
b809b3e8 JL	200	if (!hose)
b809b3e8 JL	201	return -ENOMEM;
dbf8471f	202
476f5779 KG	203	hose->indirect_type = PPC_INDIRECT_TYPE_EXT_REG \|
476f5779 KG	204	PPC_INDIRECT_TYPE_SURPRESS_PRIMARY_BUS;
b809b3e8	205
b809b3e8	206	hose->first_busno = bus_range ? bus_range[0] : 0x0;
bf7c036f	207	hose->last_busno = bus_range ? bus_range[1] : 0xff;
b809b3e8	208
bf7c036f	209	setup_indirect_pci(hose, rsrc.start, rsrc.start + 0x4);
b809b3e8	210
e4725c23 ZW	211	/* Probe the hose link training status */
	212	early_read_config_word(hose, 0, 0, PCIE_LTSSM, &val);
	213	if (val < PCIE_LTSSM_L0)
	214	return -ENXIO;
	215
b809b3e8 JL	216	/* Setup the PCIE host controller. */
	217	mpc86xx_setup_pcie(hose, rsrc.start, rsrc.end - rsrc.start + 1);
	218
	219	if ((rsrc.start & 0xfffff) == 0x8000)
	220	primary = 1;
	221
	222	printk(KERN_INFO "Found MPC86xx PCIE host bridge at 0x%08lx. "
	223	"Firmware bus number: %d->%d\n",
869d7f38 JL	224	(unsigned long) rsrc.start,
869d7f38 JL	225	hose->first_busno, hose->last_busno);
b809b3e8 JL	226
	227	DBG(" ->Hose at 0x%p, cfg_addr=0x%p,cfg_data=0x%p\n",
	228	hose, hose->cfg_addr, hose->cfg_data);
	229
	230	/* Interpret the "ranges" property */
	231	/* This also maps the I/O region and sets isa_io/mem_base */
	232	pci_process_bridge_OF_ranges(hose, dev, primary);
	233
	234	/* Setup PEX window registers */
	235	setup_pcie_atmu(hose, &rsrc);
	236
	237	return 0;
	238	}