Commit | Line | Data |
---|---|---|
1965aae3 PA |
1 | #ifndef _ASM_X86_APIC_H |
2 | #define _ASM_X86_APIC_H | |
67c5fc5c | 3 | |
e2780a68 | 4 | #include <linux/cpumask.h> |
e2780a68 | 5 | #include <linux/pm.h> |
593f4a78 MR |
6 | |
7 | #include <asm/alternative.h> | |
e2780a68 | 8 | #include <asm/cpufeature.h> |
67c5fc5c | 9 | #include <asm/processor.h> |
e2780a68 | 10 | #include <asm/apicdef.h> |
60063497 | 11 | #include <linux/atomic.h> |
e2780a68 IM |
12 | #include <asm/fixmap.h> |
13 | #include <asm/mpspec.h> | |
13c88fb5 | 14 | #include <asm/msr.h> |
eddc0e92 | 15 | #include <asm/idle.h> |
67c5fc5c TG |
16 | |
17 | #define ARCH_APICTIMER_STOPS_ON_C3 1 | |
18 | ||
67c5fc5c TG |
19 | /* |
20 | * Debugging macros | |
21 | */ | |
22 | #define APIC_QUIET 0 | |
23 | #define APIC_VERBOSE 1 | |
24 | #define APIC_DEBUG 2 | |
25 | ||
26 | /* | |
27 | * Define the default level of output to be very little | |
28 | * This can be turned up by using apic=verbose for more | |
29 | * information and apic=debug for _lots_ of information. | |
30 | * apic_verbosity is defined in apic.c | |
31 | */ | |
32 | #define apic_printk(v, s, a...) do { \ | |
33 | if ((v) <= apic_verbosity) \ | |
34 | printk(s, ##a); \ | |
35 | } while (0) | |
36 | ||
37 | ||
160d8dac | 38 | #if defined(CONFIG_X86_LOCAL_APIC) && defined(CONFIG_X86_32) |
67c5fc5c | 39 | extern void generic_apic_probe(void); |
160d8dac IM |
40 | #else |
41 | static inline void generic_apic_probe(void) | |
42 | { | |
43 | } | |
44 | #endif | |
67c5fc5c TG |
45 | |
46 | #ifdef CONFIG_X86_LOCAL_APIC | |
47 | ||
baa13188 | 48 | extern unsigned int apic_verbosity; |
67c5fc5c | 49 | extern int local_apic_timer_c2_ok; |
67c5fc5c | 50 | |
3c999f14 | 51 | extern int disable_apic; |
1ade93ef | 52 | extern unsigned int lapic_timer_frequency; |
0939e4fd IM |
53 | |
54 | #ifdef CONFIG_SMP | |
55 | extern void __inquire_remote_apic(int apicid); | |
56 | #else /* CONFIG_SMP */ | |
57 | static inline void __inquire_remote_apic(int apicid) | |
58 | { | |
59 | } | |
60 | #endif /* CONFIG_SMP */ | |
61 | ||
62 | static inline void default_inquire_remote_apic(int apicid) | |
63 | { | |
64 | if (apic_verbosity >= APIC_DEBUG) | |
65 | __inquire_remote_apic(apicid); | |
66 | } | |
67 | ||
8312136f CG |
68 | /* |
69 | * With 82489DX we can't rely on apic feature bit | |
70 | * retrieved via cpuid but still have to deal with | |
71 | * such an apic chip so we assume that SMP configuration | |
72 | * is found from MP table (64bit case uses ACPI mostly | |
73 | * which set smp presence flag as well so we are safe | |
74 | * to use this helper too). | |
75 | */ | |
76 | static inline bool apic_from_smp_config(void) | |
77 | { | |
78 | return smp_found_config && !disable_apic; | |
79 | } | |
80 | ||
67c5fc5c TG |
81 | /* |
82 | * Basic functions accessing APICs. | |
83 | */ | |
84 | #ifdef CONFIG_PARAVIRT | |
85 | #include <asm/paravirt.h> | |
96a388de | 86 | #endif |
67c5fc5c | 87 | |
70511134 | 88 | #ifdef CONFIG_X86_64 |
aa7d8e25 | 89 | extern int is_vsmp_box(void); |
129d8bc8 YL |
90 | #else |
91 | static inline int is_vsmp_box(void) | |
92 | { | |
93 | return 0; | |
94 | } | |
95 | #endif | |
2b97df06 JS |
96 | extern void xapic_wait_icr_idle(void); |
97 | extern u32 safe_xapic_wait_icr_idle(void); | |
2b97df06 JS |
98 | extern void xapic_icr_write(u32, u32); |
99 | extern int setup_profiling_timer(unsigned int); | |
aa7d8e25 | 100 | |
1b374e4d | 101 | static inline void native_apic_mem_write(u32 reg, u32 v) |
67c5fc5c | 102 | { |
593f4a78 | 103 | volatile u32 *addr = (volatile u32 *)(APIC_BASE + reg); |
67c5fc5c | 104 | |
593f4a78 MR |
105 | alternative_io("movl %0, %1", "xchgl %0, %1", X86_FEATURE_11AP, |
106 | ASM_OUTPUT2("=r" (v), "=m" (*addr)), | |
107 | ASM_OUTPUT2("0" (v), "m" (*addr))); | |
67c5fc5c TG |
108 | } |
109 | ||
1b374e4d | 110 | static inline u32 native_apic_mem_read(u32 reg) |
67c5fc5c TG |
111 | { |
112 | return *((volatile u32 *)(APIC_BASE + reg)); | |
113 | } | |
114 | ||
c1eeb2de YL |
115 | extern void native_apic_wait_icr_idle(void); |
116 | extern u32 native_safe_apic_wait_icr_idle(void); | |
117 | extern void native_apic_icr_write(u32 low, u32 id); | |
118 | extern u64 native_apic_icr_read(void); | |
119 | ||
fc1edaf9 | 120 | extern int x2apic_mode; |
b24696bc | 121 | |
d0b03bd1 | 122 | #ifdef CONFIG_X86_X2APIC |
ce4e240c SS |
123 | /* |
124 | * Make previous memory operations globally visible before | |
125 | * sending the IPI through x2apic wrmsr. We need a serializing instruction or | |
126 | * mfence for this. | |
127 | */ | |
128 | static inline void x2apic_wrmsr_fence(void) | |
129 | { | |
130 | asm volatile("mfence" : : : "memory"); | |
131 | } | |
132 | ||
13c88fb5 SS |
133 | static inline void native_apic_msr_write(u32 reg, u32 v) |
134 | { | |
135 | if (reg == APIC_DFR || reg == APIC_ID || reg == APIC_LDR || | |
136 | reg == APIC_LVR) | |
137 | return; | |
138 | ||
139 | wrmsr(APIC_BASE_MSR + (reg >> 4), v, 0); | |
140 | } | |
141 | ||
0ab711ae MT |
142 | static inline void native_apic_msr_eoi_write(u32 reg, u32 v) |
143 | { | |
144 | wrmsr(APIC_BASE_MSR + (APIC_EOI >> 4), APIC_EOI_ACK, 0); | |
145 | } | |
146 | ||
13c88fb5 SS |
147 | static inline u32 native_apic_msr_read(u32 reg) |
148 | { | |
0059b243 | 149 | u64 msr; |
13c88fb5 SS |
150 | |
151 | if (reg == APIC_DFR) | |
152 | return -1; | |
153 | ||
0059b243 AK |
154 | rdmsrl(APIC_BASE_MSR + (reg >> 4), msr); |
155 | return (u32)msr; | |
13c88fb5 SS |
156 | } |
157 | ||
c1eeb2de YL |
158 | static inline void native_x2apic_wait_icr_idle(void) |
159 | { | |
160 | /* no need to wait for icr idle in x2apic */ | |
161 | return; | |
162 | } | |
163 | ||
164 | static inline u32 native_safe_x2apic_wait_icr_idle(void) | |
165 | { | |
166 | /* no need to wait for icr idle in x2apic */ | |
167 | return 0; | |
168 | } | |
169 | ||
170 | static inline void native_x2apic_icr_write(u32 low, u32 id) | |
171 | { | |
172 | wrmsrl(APIC_BASE_MSR + (APIC_ICR >> 4), ((__u64) id) << 32 | low); | |
173 | } | |
174 | ||
175 | static inline u64 native_x2apic_icr_read(void) | |
176 | { | |
177 | unsigned long val; | |
178 | ||
179 | rdmsrl(APIC_BASE_MSR + (APIC_ICR >> 4), val); | |
180 | return val; | |
181 | } | |
182 | ||
fc1edaf9 | 183 | extern int x2apic_phys; |
fb209bd8 | 184 | extern int x2apic_preenabled; |
6e1cb38a SS |
185 | extern void check_x2apic(void); |
186 | extern void enable_x2apic(void); | |
6e1cb38a | 187 | extern void x2apic_icr_write(u32 low, u32 id); |
a11b5abe YL |
188 | static inline int x2apic_enabled(void) |
189 | { | |
0059b243 | 190 | u64 msr; |
a11b5abe YL |
191 | |
192 | if (!cpu_has_x2apic) | |
193 | return 0; | |
194 | ||
0059b243 | 195 | rdmsrl(MSR_IA32_APICBASE, msr); |
a11b5abe YL |
196 | if (msr & X2APIC_ENABLE) |
197 | return 1; | |
198 | return 0; | |
199 | } | |
fc1edaf9 SS |
200 | |
201 | #define x2apic_supported() (cpu_has_x2apic) | |
ce69a784 GN |
202 | static inline void x2apic_force_phys(void) |
203 | { | |
204 | x2apic_phys = 1; | |
205 | } | |
a11b5abe | 206 | #else |
fb209bd8 YL |
207 | static inline void disable_x2apic(void) |
208 | { | |
209 | } | |
06cd9a7d YL |
210 | static inline void check_x2apic(void) |
211 | { | |
212 | } | |
213 | static inline void enable_x2apic(void) | |
214 | { | |
215 | } | |
06cd9a7d YL |
216 | static inline int x2apic_enabled(void) |
217 | { | |
218 | return 0; | |
219 | } | |
ce69a784 GN |
220 | static inline void x2apic_force_phys(void) |
221 | { | |
222 | } | |
cf6567fe | 223 | |
a31bc327 | 224 | #define nox2apic 0 |
93758238 | 225 | #define x2apic_preenabled 0 |
fc1edaf9 | 226 | #define x2apic_supported() 0 |
c535b6a1 | 227 | #endif |
1b374e4d | 228 | |
93758238 WH |
229 | extern void enable_IR_x2apic(void); |
230 | ||
67c5fc5c TG |
231 | extern int get_physical_broadcast(void); |
232 | ||
67c5fc5c TG |
233 | extern int lapic_get_maxlvt(void); |
234 | extern void clear_local_APIC(void); | |
235 | extern void connect_bsp_APIC(void); | |
236 | extern void disconnect_bsp_APIC(int virt_wire_setup); | |
237 | extern void disable_local_APIC(void); | |
238 | extern void lapic_shutdown(void); | |
239 | extern int verify_local_APIC(void); | |
67c5fc5c TG |
240 | extern void sync_Arb_IDs(void); |
241 | extern void init_bsp_APIC(void); | |
242 | extern void setup_local_APIC(void); | |
739f33b3 | 243 | extern void end_local_APIC_setup(void); |
2fb270f3 | 244 | extern void bsp_end_local_APIC_setup(void); |
67c5fc5c | 245 | extern void init_apic_mappings(void); |
c0104d38 | 246 | void register_lapic_address(unsigned long address); |
67c5fc5c TG |
247 | extern void setup_boot_APIC_clock(void); |
248 | extern void setup_secondary_APIC_clock(void); | |
249 | extern int APIC_init_uniprocessor(void); | |
a906fdaa | 250 | extern int apic_force_enable(unsigned long addr); |
67c5fc5c TG |
251 | |
252 | /* | |
253 | * On 32bit this is mach-xxx local | |
254 | */ | |
255 | #ifdef CONFIG_X86_64 | |
8fbbc4b4 AK |
256 | extern int apic_is_clustered_box(void); |
257 | #else | |
258 | static inline int apic_is_clustered_box(void) | |
259 | { | |
260 | return 0; | |
261 | } | |
67c5fc5c TG |
262 | #endif |
263 | ||
27afdf20 | 264 | extern int setup_APIC_eilvt(u8 lvt_off, u8 vector, u8 msg_type, u8 mask); |
67c5fc5c TG |
265 | |
266 | #else /* !CONFIG_X86_LOCAL_APIC */ | |
267 | static inline void lapic_shutdown(void) { } | |
268 | #define local_apic_timer_c2_ok 1 | |
f3294a33 | 269 | static inline void init_apic_mappings(void) { } |
d3ec5cae | 270 | static inline void disable_local_APIC(void) { } |
736decac TG |
271 | # define setup_boot_APIC_clock x86_init_noop |
272 | # define setup_secondary_APIC_clock x86_init_noop | |
67c5fc5c TG |
273 | #endif /* !CONFIG_X86_LOCAL_APIC */ |
274 | ||
1f75ed0c IM |
275 | #ifdef CONFIG_X86_64 |
276 | #define SET_APIC_ID(x) (apic->set_apic_id(x)) | |
277 | #else | |
278 | ||
1f75ed0c IM |
279 | #endif |
280 | ||
e2780a68 IM |
281 | /* |
282 | * Copyright 2004 James Cleverdon, IBM. | |
283 | * Subject to the GNU Public License, v.2 | |
284 | * | |
285 | * Generic APIC sub-arch data struct. | |
286 | * | |
287 | * Hacked for x86-64 by James Cleverdon from i386 architecture code by | |
288 | * Martin Bligh, Andi Kleen, James Bottomley, John Stultz, and | |
289 | * James Cleverdon. | |
290 | */ | |
be163a15 | 291 | struct apic { |
e2780a68 IM |
292 | char *name; |
293 | ||
294 | int (*probe)(void); | |
295 | int (*acpi_madt_oem_check)(char *oem_id, char *oem_table_id); | |
fa63030e | 296 | int (*apic_id_valid)(int apicid); |
e2780a68 IM |
297 | int (*apic_id_registered)(void); |
298 | ||
299 | u32 irq_delivery_mode; | |
300 | u32 irq_dest_mode; | |
301 | ||
302 | const struct cpumask *(*target_cpus)(void); | |
303 | ||
304 | int disable_esr; | |
305 | ||
306 | int dest_logical; | |
7abc0753 | 307 | unsigned long (*check_apicid_used)(physid_mask_t *map, int apicid); |
e2780a68 IM |
308 | unsigned long (*check_apicid_present)(int apicid); |
309 | ||
1ac322d0 SS |
310 | void (*vector_allocation_domain)(int cpu, struct cpumask *retmask, |
311 | const struct cpumask *mask); | |
e2780a68 IM |
312 | void (*init_apic_ldr)(void); |
313 | ||
7abc0753 | 314 | void (*ioapic_phys_id_map)(physid_mask_t *phys_map, physid_mask_t *retmap); |
e2780a68 IM |
315 | |
316 | void (*setup_apic_routing)(void); | |
317 | int (*multi_timer_check)(int apic, int irq); | |
e2780a68 | 318 | int (*cpu_present_to_apicid)(int mps_cpu); |
7abc0753 | 319 | void (*apicid_to_cpu_present)(int phys_apicid, physid_mask_t *retmap); |
e2780a68 | 320 | void (*setup_portio_remap)(void); |
e11dadab | 321 | int (*check_phys_apicid_present)(int phys_apicid); |
e2780a68 IM |
322 | void (*enable_apic_mode)(void); |
323 | int (*phys_pkg_id)(int cpuid_apic, int index_msb); | |
324 | ||
325 | /* | |
be163a15 | 326 | * When one of the next two hooks returns 1 the apic |
e2780a68 IM |
327 | * is switched to this. Essentially they are additional |
328 | * probe functions: | |
329 | */ | |
330 | int (*mps_oem_check)(struct mpc_table *mpc, char *oem, char *productid); | |
331 | ||
332 | unsigned int (*get_apic_id)(unsigned long x); | |
333 | unsigned long (*set_apic_id)(unsigned int id); | |
334 | unsigned long apic_id_mask; | |
335 | ||
ff164324 AG |
336 | int (*cpu_mask_to_apicid_and)(const struct cpumask *cpumask, |
337 | const struct cpumask *andmask, | |
338 | unsigned int *apicid); | |
e2780a68 IM |
339 | |
340 | /* ipi */ | |
341 | void (*send_IPI_mask)(const struct cpumask *mask, int vector); | |
342 | void (*send_IPI_mask_allbutself)(const struct cpumask *mask, | |
343 | int vector); | |
344 | void (*send_IPI_allbutself)(int vector); | |
345 | void (*send_IPI_all)(int vector); | |
346 | void (*send_IPI_self)(int vector); | |
347 | ||
348 | /* wakeup_secondary_cpu */ | |
1f5bcabf | 349 | int (*wakeup_secondary_cpu)(int apicid, unsigned long start_eip); |
e2780a68 IM |
350 | |
351 | int trampoline_phys_low; | |
352 | int trampoline_phys_high; | |
353 | ||
354 | void (*wait_for_init_deassert)(atomic_t *deassert); | |
355 | void (*smp_callin_clear_local_apic)(void); | |
e2780a68 IM |
356 | void (*inquire_remote_apic)(int apicid); |
357 | ||
358 | /* apic ops */ | |
359 | u32 (*read)(u32 reg); | |
360 | void (*write)(u32 reg, u32 v); | |
2a43195d MT |
361 | /* |
362 | * ->eoi_write() has the same signature as ->write(). | |
363 | * | |
364 | * Drivers can support both ->eoi_write() and ->write() by passing the same | |
365 | * callback value. Kernel can override ->eoi_write() and fall back | |
366 | * on write for EOI. | |
367 | */ | |
368 | void (*eoi_write)(u32 reg, u32 v); | |
e2780a68 IM |
369 | u64 (*icr_read)(void); |
370 | void (*icr_write)(u32 low, u32 high); | |
371 | void (*wait_icr_idle)(void); | |
372 | u32 (*safe_wait_icr_idle)(void); | |
acb8bc09 TH |
373 | |
374 | #ifdef CONFIG_X86_32 | |
375 | /* | |
376 | * Called very early during boot from get_smp_config(). It should | |
377 | * return the logical apicid. x86_[bios]_cpu_to_apicid is | |
378 | * initialized before this function is called. | |
379 | * | |
380 | * If logical apicid can't be determined that early, the function | |
381 | * may return BAD_APICID. Logical apicid will be configured after | |
382 | * init_apic_ldr() while bringing up CPUs. Note that NUMA affinity | |
383 | * won't be applied properly during early boot in this case. | |
384 | */ | |
385 | int (*x86_32_early_logical_apicid)(int cpu); | |
89e5dc21 | 386 | |
84914ed0 TH |
387 | /* |
388 | * Optional method called from setup_local_APIC() after logical | |
389 | * apicid is guaranteed to be known to initialize apicid -> node | |
390 | * mapping if NUMA initialization hasn't done so already. Don't | |
391 | * add new users. | |
392 | */ | |
89e5dc21 | 393 | int (*x86_32_numa_cpu_node)(int cpu); |
acb8bc09 | 394 | #endif |
e2780a68 IM |
395 | }; |
396 | ||
0917c01f IM |
397 | /* |
398 | * Pointer to the local APIC driver in use on this system (there's | |
399 | * always just one such driver in use - the kernel decides via an | |
400 | * early probing process which one it picks - and then sticks to it): | |
401 | */ | |
be163a15 | 402 | extern struct apic *apic; |
0917c01f | 403 | |
107e0e0c SS |
404 | /* |
405 | * APIC drivers are probed based on how they are listed in the .apicdrivers | |
406 | * section. So the order is important and enforced by the ordering | |
407 | * of different apic driver files in the Makefile. | |
408 | * | |
409 | * For the files having two apic drivers, we use apic_drivers() | |
410 | * to enforce the order with in them. | |
411 | */ | |
412 | #define apic_driver(sym) \ | |
75fdd155 | 413 | static const struct apic *__apicdrivers_##sym __used \ |
107e0e0c SS |
414 | __aligned(sizeof(struct apic *)) \ |
415 | __section(.apicdrivers) = { &sym } | |
416 | ||
417 | #define apic_drivers(sym1, sym2) \ | |
418 | static struct apic *__apicdrivers_##sym1##sym2[2] __used \ | |
419 | __aligned(sizeof(struct apic *)) \ | |
420 | __section(.apicdrivers) = { &sym1, &sym2 } | |
421 | ||
422 | extern struct apic *__apicdrivers[], *__apicdrivers_end[]; | |
423 | ||
0917c01f IM |
424 | /* |
425 | * APIC functionality to boot other CPUs - only used on SMP: | |
426 | */ | |
427 | #ifdef CONFIG_SMP | |
2b6163bf YL |
428 | extern atomic_t init_deasserted; |
429 | extern int wakeup_secondary_cpu_via_nmi(int apicid, unsigned long start_eip); | |
0917c01f | 430 | #endif |
e2780a68 | 431 | |
d674cd19 | 432 | #ifdef CONFIG_X86_LOCAL_APIC |
346b46be | 433 | |
e2780a68 IM |
434 | static inline u32 apic_read(u32 reg) |
435 | { | |
436 | return apic->read(reg); | |
437 | } | |
438 | ||
439 | static inline void apic_write(u32 reg, u32 val) | |
440 | { | |
441 | apic->write(reg, val); | |
442 | } | |
443 | ||
2a43195d MT |
444 | static inline void apic_eoi(void) |
445 | { | |
446 | apic->eoi_write(APIC_EOI, APIC_EOI_ACK); | |
447 | } | |
448 | ||
e2780a68 IM |
449 | static inline u64 apic_icr_read(void) |
450 | { | |
451 | return apic->icr_read(); | |
452 | } | |
453 | ||
454 | static inline void apic_icr_write(u32 low, u32 high) | |
455 | { | |
456 | apic->icr_write(low, high); | |
457 | } | |
458 | ||
459 | static inline void apic_wait_icr_idle(void) | |
460 | { | |
461 | apic->wait_icr_idle(); | |
462 | } | |
463 | ||
464 | static inline u32 safe_apic_wait_icr_idle(void) | |
465 | { | |
466 | return apic->safe_wait_icr_idle(); | |
467 | } | |
468 | ||
1551df64 MT |
469 | extern void __init apic_set_eoi_write(void (*eoi_write)(u32 reg, u32 v)); |
470 | ||
d674cd19 CG |
471 | #else /* CONFIG_X86_LOCAL_APIC */ |
472 | ||
473 | static inline u32 apic_read(u32 reg) { return 0; } | |
474 | static inline void apic_write(u32 reg, u32 val) { } | |
2a43195d | 475 | static inline void apic_eoi(void) { } |
d674cd19 CG |
476 | static inline u64 apic_icr_read(void) { return 0; } |
477 | static inline void apic_icr_write(u32 low, u32 high) { } | |
478 | static inline void apic_wait_icr_idle(void) { } | |
479 | static inline u32 safe_apic_wait_icr_idle(void) { return 0; } | |
1551df64 | 480 | static inline void apic_set_eoi_write(void (*eoi_write)(u32 reg, u32 v)) {} |
d674cd19 CG |
481 | |
482 | #endif /* CONFIG_X86_LOCAL_APIC */ | |
e2780a68 IM |
483 | |
484 | static inline void ack_APIC_irq(void) | |
485 | { | |
486 | /* | |
487 | * ack_APIC_irq() actually gets compiled as a single instruction | |
488 | * ... yummie. | |
489 | */ | |
2a43195d | 490 | apic_eoi(); |
e2780a68 IM |
491 | } |
492 | ||
493 | static inline unsigned default_get_apic_id(unsigned long x) | |
494 | { | |
495 | unsigned int ver = GET_APIC_VERSION(apic_read(APIC_LVR)); | |
496 | ||
42937e81 | 497 | if (APIC_XAPIC(ver) || boot_cpu_has(X86_FEATURE_EXTD_APICID)) |
e2780a68 IM |
498 | return (x >> 24) & 0xFF; |
499 | else | |
500 | return (x >> 24) & 0x0F; | |
501 | } | |
502 | ||
503 | /* | |
504 | * Warm reset vector default position: | |
505 | */ | |
506 | #define DEFAULT_TRAMPOLINE_PHYS_LOW 0x467 | |
507 | #define DEFAULT_TRAMPOLINE_PHYS_HIGH 0x469 | |
508 | ||
2b6163bf | 509 | #ifdef CONFIG_X86_64 |
e2780a68 IM |
510 | extern int default_acpi_madt_oem_check(char *, char *); |
511 | ||
512 | extern void apic_send_IPI_self(int vector); | |
513 | ||
e2780a68 IM |
514 | DECLARE_PER_CPU(int, x2apic_extra_bits); |
515 | ||
516 | extern int default_cpu_present_to_apicid(int mps_cpu); | |
e11dadab | 517 | extern int default_check_phys_apicid_present(int phys_apicid); |
e2780a68 IM |
518 | #endif |
519 | ||
520 | static inline void default_wait_for_init_deassert(atomic_t *deassert) | |
521 | { | |
522 | while (!atomic_read(deassert)) | |
523 | cpu_relax(); | |
524 | return; | |
525 | } | |
526 | ||
838312be | 527 | extern void generic_bigsmp_probe(void); |
e2780a68 IM |
528 | |
529 | ||
530 | #ifdef CONFIG_X86_LOCAL_APIC | |
531 | ||
532 | #include <asm/smp.h> | |
533 | ||
534 | #define APIC_DFR_VALUE (APIC_DFR_FLAT) | |
535 | ||
536 | static inline const struct cpumask *default_target_cpus(void) | |
537 | { | |
538 | #ifdef CONFIG_SMP | |
539 | return cpu_online_mask; | |
540 | #else | |
541 | return cpumask_of(0); | |
542 | #endif | |
543 | } | |
544 | ||
bf721d3a AG |
545 | static inline const struct cpumask *online_target_cpus(void) |
546 | { | |
547 | return cpu_online_mask; | |
548 | } | |
549 | ||
0816b0f0 | 550 | DECLARE_EARLY_PER_CPU_READ_MOSTLY(u16, x86_bios_cpu_apicid); |
e2780a68 IM |
551 | |
552 | ||
553 | static inline unsigned int read_apic_id(void) | |
554 | { | |
555 | unsigned int reg; | |
556 | ||
557 | reg = apic_read(APIC_ID); | |
558 | ||
559 | return apic->get_apic_id(reg); | |
560 | } | |
561 | ||
fa63030e DB |
562 | static inline int default_apic_id_valid(int apicid) |
563 | { | |
b7157acf | 564 | return (apicid < 255); |
fa63030e DB |
565 | } |
566 | ||
e2780a68 IM |
567 | extern void default_setup_apic_routing(void); |
568 | ||
9844ab11 CG |
569 | extern struct apic apic_noop; |
570 | ||
e2780a68 | 571 | #ifdef CONFIG_X86_32 |
2c1b284e | 572 | |
acb8bc09 TH |
573 | static inline int noop_x86_32_early_logical_apicid(int cpu) |
574 | { | |
575 | return BAD_APICID; | |
576 | } | |
577 | ||
e2780a68 IM |
578 | /* |
579 | * Set up the logical destination ID. | |
580 | * | |
581 | * Intel recommends to set DFR, LDR and TPR before enabling | |
582 | * an APIC. See e.g. "AP-388 82489DX User's Manual" (Intel | |
583 | * document number 292116). So here it goes... | |
584 | */ | |
585 | extern void default_init_apic_ldr(void); | |
586 | ||
587 | static inline int default_apic_id_registered(void) | |
588 | { | |
589 | return physid_isset(read_apic_id(), phys_cpu_present_map); | |
590 | } | |
591 | ||
f56e5034 YL |
592 | static inline int default_phys_pkg_id(int cpuid_apic, int index_msb) |
593 | { | |
594 | return cpuid_apic >> index_msb; | |
595 | } | |
596 | ||
f56e5034 YL |
597 | #endif |
598 | ||
ff164324 | 599 | static inline int |
a5a39156 AG |
600 | flat_cpu_mask_to_apicid_and(const struct cpumask *cpumask, |
601 | const struct cpumask *andmask, | |
602 | unsigned int *apicid) | |
e2780a68 | 603 | { |
a5a39156 AG |
604 | unsigned long cpu_mask = cpumask_bits(cpumask)[0] & |
605 | cpumask_bits(andmask)[0] & | |
606 | cpumask_bits(cpu_online_mask)[0] & | |
607 | APIC_ALL_CPUS; | |
608 | ||
ff164324 AG |
609 | if (likely(cpu_mask)) { |
610 | *apicid = (unsigned int)cpu_mask; | |
611 | return 0; | |
612 | } else { | |
613 | return -EINVAL; | |
614 | } | |
615 | } | |
616 | ||
ff164324 | 617 | extern int |
6398268d | 618 | default_cpu_mask_to_apicid_and(const struct cpumask *cpumask, |
ff164324 AG |
619 | const struct cpumask *andmask, |
620 | unsigned int *apicid); | |
6398268d | 621 | |
b39f25a8 | 622 | static inline void |
1ac322d0 SS |
623 | flat_vector_allocation_domain(int cpu, struct cpumask *retmask, |
624 | const struct cpumask *mask) | |
9d8e1066 AG |
625 | { |
626 | /* Careful. Some cpus do not strictly honor the set of cpus | |
627 | * specified in the interrupt destination when using lowest | |
628 | * priority interrupt delivery mode. | |
629 | * | |
630 | * In particular there was a hyperthreading cpu observed to | |
631 | * deliver interrupts to the wrong hyperthread when only one | |
632 | * hyperthread was specified in the interrupt desitination. | |
633 | */ | |
634 | cpumask_clear(retmask); | |
635 | cpumask_bits(retmask)[0] = APIC_ALL_CPUS; | |
636 | } | |
637 | ||
b39f25a8 | 638 | static inline void |
1ac322d0 SS |
639 | default_vector_allocation_domain(int cpu, struct cpumask *retmask, |
640 | const struct cpumask *mask) | |
9d8e1066 AG |
641 | { |
642 | cpumask_copy(retmask, cpumask_of(cpu)); | |
643 | } | |
644 | ||
7abc0753 | 645 | static inline unsigned long default_check_apicid_used(physid_mask_t *map, int apicid) |
e2780a68 | 646 | { |
7abc0753 | 647 | return physid_isset(apicid, *map); |
e2780a68 IM |
648 | } |
649 | ||
650 | static inline unsigned long default_check_apicid_present(int bit) | |
651 | { | |
652 | return physid_isset(bit, phys_cpu_present_map); | |
653 | } | |
654 | ||
7abc0753 | 655 | static inline void default_ioapic_phys_id_map(physid_mask_t *phys_map, physid_mask_t *retmap) |
e2780a68 | 656 | { |
7abc0753 | 657 | *retmap = *phys_map; |
e2780a68 IM |
658 | } |
659 | ||
e2780a68 IM |
660 | static inline int __default_cpu_present_to_apicid(int mps_cpu) |
661 | { | |
662 | if (mps_cpu < nr_cpu_ids && cpu_present(mps_cpu)) | |
663 | return (int)per_cpu(x86_bios_cpu_apicid, mps_cpu); | |
664 | else | |
665 | return BAD_APICID; | |
666 | } | |
667 | ||
668 | static inline int | |
e11dadab | 669 | __default_check_phys_apicid_present(int phys_apicid) |
e2780a68 | 670 | { |
e11dadab | 671 | return physid_isset(phys_apicid, phys_cpu_present_map); |
e2780a68 IM |
672 | } |
673 | ||
674 | #ifdef CONFIG_X86_32 | |
675 | static inline int default_cpu_present_to_apicid(int mps_cpu) | |
676 | { | |
677 | return __default_cpu_present_to_apicid(mps_cpu); | |
678 | } | |
679 | ||
680 | static inline int | |
e11dadab | 681 | default_check_phys_apicid_present(int phys_apicid) |
e2780a68 | 682 | { |
e11dadab | 683 | return __default_check_phys_apicid_present(phys_apicid); |
e2780a68 IM |
684 | } |
685 | #else | |
686 | extern int default_cpu_present_to_apicid(int mps_cpu); | |
e11dadab | 687 | extern int default_check_phys_apicid_present(int phys_apicid); |
e2780a68 IM |
688 | #endif |
689 | ||
e2780a68 | 690 | #endif /* CONFIG_X86_LOCAL_APIC */ |
eddc0e92 SA |
691 | extern void irq_enter(void); |
692 | extern void irq_exit(void); | |
693 | ||
694 | static inline void entering_irq(void) | |
695 | { | |
696 | irq_enter(); | |
697 | exit_idle(); | |
698 | } | |
699 | ||
700 | static inline void entering_ack_irq(void) | |
701 | { | |
702 | ack_APIC_irq(); | |
703 | entering_irq(); | |
704 | } | |
705 | ||
706 | static inline void exiting_irq(void) | |
707 | { | |
708 | irq_exit(); | |
709 | } | |
710 | ||
711 | static inline void exiting_ack_irq(void) | |
712 | { | |
713 | irq_exit(); | |
714 | /* Ack only at the end to avoid potential reentry */ | |
715 | ack_APIC_irq(); | |
716 | } | |
e2780a68 | 717 | |
1965aae3 | 718 | #endif /* _ASM_X86_APIC_H */ |