Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * Intel IO-APIC support for multi-Pentium hosts. | |
3 | * | |
8f47e163 | 4 | * Copyright (C) 1997, 1998, 1999, 2000, 2009 Ingo Molnar, Hajnalka Szabo |
1da177e4 LT |
5 | * |
6 | * Many thanks to Stig Venaas for trying out countless experimental | |
7 | * patches and reporting/debugging problems patiently! | |
8 | * | |
9 | * (c) 1999, Multiple IO-APIC support, developed by | |
10 | * Ken-ichi Yaku <yaku@css1.kbnes.nec.co.jp> and | |
11 | * Hidemi Kishimoto <kisimoto@css1.kbnes.nec.co.jp>, | |
12 | * further tested and cleaned up by Zach Brown <zab@redhat.com> | |
13 | * and Ingo Molnar <mingo@redhat.com> | |
14 | * | |
15 | * Fixes | |
16 | * Maciej W. Rozycki : Bits for genuine 82489DX APICs; | |
17 | * thanks to Eric Gilmore | |
18 | * and Rolf G. Tews | |
19 | * for testing these extensively | |
20 | * Paul Diefenbaugh : Added full ACPI support | |
21 | */ | |
22 | ||
23 | #include <linux/mm.h> | |
1da177e4 LT |
24 | #include <linux/interrupt.h> |
25 | #include <linux/init.h> | |
26 | #include <linux/delay.h> | |
27 | #include <linux/sched.h> | |
d4057bdb | 28 | #include <linux/pci.h> |
1da177e4 LT |
29 | #include <linux/mc146818rtc.h> |
30 | #include <linux/compiler.h> | |
31 | #include <linux/acpi.h> | |
129f6946 | 32 | #include <linux/module.h> |
f3c6ea1b | 33 | #include <linux/syscore_ops.h> |
3b7d1921 | 34 | #include <linux/msi.h> |
95d77884 | 35 | #include <linux/htirq.h> |
7dfb7103 | 36 | #include <linux/freezer.h> |
f26d6a2b | 37 | #include <linux/kthread.h> |
54168ed7 | 38 | #include <linux/jiffies.h> /* time_after() */ |
5a0e3ad6 | 39 | #include <linux/slab.h> |
d4057bdb YL |
40 | #ifdef CONFIG_ACPI |
41 | #include <acpi/acpi_bus.h> | |
42 | #endif | |
43 | #include <linux/bootmem.h> | |
44 | #include <linux/dmar.h> | |
58ac1e76 | 45 | #include <linux/hpet.h> |
54d5d424 | 46 | |
d4057bdb | 47 | #include <asm/idle.h> |
1da177e4 LT |
48 | #include <asm/io.h> |
49 | #include <asm/smp.h> | |
6d652ea1 | 50 | #include <asm/cpu.h> |
1da177e4 | 51 | #include <asm/desc.h> |
d4057bdb YL |
52 | #include <asm/proto.h> |
53 | #include <asm/acpi.h> | |
54 | #include <asm/dma.h> | |
1da177e4 | 55 | #include <asm/timer.h> |
306e440d | 56 | #include <asm/i8259.h> |
2d3fcc1c | 57 | #include <asm/msidef.h> |
8b955b0d | 58 | #include <asm/hypertransport.h> |
a4dbc34d | 59 | #include <asm/setup.h> |
8a8f422d | 60 | #include <asm/irq_remapping.h> |
58ac1e76 | 61 | #include <asm/hpet.h> |
2c1b284e | 62 | #include <asm/hw_irq.h> |
1da177e4 | 63 | |
7b6aa335 | 64 | #include <asm/apic.h> |
1da177e4 | 65 | |
32f71aff | 66 | #define __apicdebuginit(type) static type __init |
136d249e | 67 | |
2977fb3f CG |
68 | #define for_each_irq_pin(entry, head) \ |
69 | for (entry = head; entry; entry = entry->next) | |
32f71aff | 70 | |
263b5e86 JR |
71 | #ifdef CONFIG_IRQ_REMAP |
72 | static void irq_remap_modify_chip_defaults(struct irq_chip *chip); | |
73 | static inline bool irq_remapped(struct irq_cfg *cfg) | |
74 | { | |
75 | return cfg->irq_2_iommu.iommu != NULL; | |
76 | } | |
77 | #else | |
78 | static inline bool irq_remapped(struct irq_cfg *cfg) | |
79 | { | |
80 | return false; | |
81 | } | |
82 | static inline void irq_remap_modify_chip_defaults(struct irq_chip *chip) | |
83 | { | |
84 | } | |
85 | #endif | |
86 | ||
1da177e4 | 87 | /* |
54168ed7 IM |
88 | * Is the SiS APIC rmw bug present ? |
89 | * -1 = don't know, 0 = no, 1 = yes | |
1da177e4 LT |
90 | */ |
91 | int sis_apic_bug = -1; | |
92 | ||
dade7716 TG |
93 | static DEFINE_RAW_SPINLOCK(ioapic_lock); |
94 | static DEFINE_RAW_SPINLOCK(vector_lock); | |
efa2559f | 95 | |
b69c6c3b SS |
96 | static struct ioapic { |
97 | /* | |
98 | * # of IRQ routing registers | |
99 | */ | |
100 | int nr_registers; | |
57a6f740 SS |
101 | /* |
102 | * Saved state during suspend/resume, or while enabling intr-remap. | |
103 | */ | |
104 | struct IO_APIC_route_entry *saved_registers; | |
d5371430 SS |
105 | /* I/O APIC config */ |
106 | struct mpc_ioapic mp_config; | |
c040aaeb SS |
107 | /* IO APIC gsi routing info */ |
108 | struct mp_ioapic_gsi gsi_config; | |
8f18c971 | 109 | DECLARE_BITMAP(pin_programmed, MP_MAX_IOAPIC_PIN + 1); |
b69c6c3b | 110 | } ioapics[MAX_IO_APICS]; |
1da177e4 | 111 | |
6f50d45f | 112 | #define mpc_ioapic_ver(ioapic_idx) ioapics[ioapic_idx].mp_config.apicver |
d5371430 | 113 | |
6f50d45f | 114 | int mpc_ioapic_id(int ioapic_idx) |
d5371430 | 115 | { |
6f50d45f | 116 | return ioapics[ioapic_idx].mp_config.apicid; |
d5371430 SS |
117 | } |
118 | ||
6f50d45f | 119 | unsigned int mpc_ioapic_addr(int ioapic_idx) |
d5371430 | 120 | { |
6f50d45f | 121 | return ioapics[ioapic_idx].mp_config.apicaddr; |
d5371430 SS |
122 | } |
123 | ||
6f50d45f | 124 | struct mp_ioapic_gsi *mp_ioapic_gsi_routing(int ioapic_idx) |
c040aaeb | 125 | { |
6f50d45f | 126 | return &ioapics[ioapic_idx].gsi_config; |
c040aaeb | 127 | } |
9f640ccb | 128 | |
c040aaeb | 129 | int nr_ioapics; |
2a4ab640 | 130 | |
a4384df3 EB |
131 | /* The one past the highest gsi number used */ |
132 | u32 gsi_top; | |
5777372a | 133 | |
584f734d | 134 | /* MP IRQ source entries */ |
c2c21745 | 135 | struct mpc_intsrc mp_irqs[MAX_IRQ_SOURCES]; |
584f734d AS |
136 | |
137 | /* # of MP IRQ source entries */ | |
138 | int mp_irq_entries; | |
139 | ||
bc07844a TG |
140 | /* GSI interrupts */ |
141 | static int nr_irqs_gsi = NR_IRQS_LEGACY; | |
142 | ||
bb8187d3 | 143 | #ifdef CONFIG_EISA |
8732fc4b AS |
144 | int mp_bus_id_to_type[MAX_MP_BUSSES]; |
145 | #endif | |
146 | ||
147 | DECLARE_BITMAP(mp_bus_not_pci, MAX_MP_BUSSES); | |
148 | ||
efa2559f YL |
149 | int skip_ioapic_setup; |
150 | ||
7167d08e HK |
151 | /** |
152 | * disable_ioapic_support() - disables ioapic support at runtime | |
153 | */ | |
154 | void disable_ioapic_support(void) | |
65a4e574 IM |
155 | { |
156 | #ifdef CONFIG_PCI | |
157 | noioapicquirk = 1; | |
158 | noioapicreroute = -1; | |
159 | #endif | |
160 | skip_ioapic_setup = 1; | |
161 | } | |
162 | ||
54168ed7 | 163 | static int __init parse_noapic(char *str) |
efa2559f YL |
164 | { |
165 | /* disable IO-APIC */ | |
7167d08e | 166 | disable_ioapic_support(); |
efa2559f YL |
167 | return 0; |
168 | } | |
169 | early_param("noapic", parse_noapic); | |
66759a01 | 170 | |
20443598 SAS |
171 | static int io_apic_setup_irq_pin(unsigned int irq, int node, |
172 | struct io_apic_irq_attr *attr); | |
710dcda6 | 173 | |
2d8009ba FT |
174 | /* Will be called in mpparse/acpi/sfi codes for saving IRQ info */ |
175 | void mp_save_irq(struct mpc_intsrc *m) | |
176 | { | |
177 | int i; | |
178 | ||
179 | apic_printk(APIC_VERBOSE, "Int: type %d, pol %d, trig %d, bus %02x," | |
180 | " IRQ %02x, APIC ID %x, APIC INT %02x\n", | |
181 | m->irqtype, m->irqflag & 3, (m->irqflag >> 2) & 3, m->srcbus, | |
182 | m->srcbusirq, m->dstapic, m->dstirq); | |
183 | ||
184 | for (i = 0; i < mp_irq_entries; i++) { | |
0e3fa13f | 185 | if (!memcmp(&mp_irqs[i], m, sizeof(*m))) |
2d8009ba FT |
186 | return; |
187 | } | |
188 | ||
0e3fa13f | 189 | memcpy(&mp_irqs[mp_irq_entries], m, sizeof(*m)); |
2d8009ba FT |
190 | if (++mp_irq_entries == MAX_IRQ_SOURCES) |
191 | panic("Max # of irq sources exceeded!!\n"); | |
192 | } | |
193 | ||
0b8f1efa YL |
194 | struct irq_pin_list { |
195 | int apic, pin; | |
196 | struct irq_pin_list *next; | |
197 | }; | |
198 | ||
7e495529 | 199 | static struct irq_pin_list *alloc_irq_pin_list(int node) |
0b8f1efa | 200 | { |
2ee39065 | 201 | return kzalloc_node(sizeof(struct irq_pin_list), GFP_KERNEL, node); |
0b8f1efa YL |
202 | } |
203 | ||
2d8009ba | 204 | |
a1420f39 | 205 | /* irq_cfg is indexed by the sum of all RTEs in all I/O APICs. */ |
97943390 | 206 | static struct irq_cfg irq_cfgx[NR_IRQS_LEGACY]; |
a1420f39 | 207 | |
13a0c3c2 | 208 | int __init arch_early_irq_init(void) |
8f09cd20 | 209 | { |
0b8f1efa | 210 | struct irq_cfg *cfg; |
60c69948 | 211 | int count, node, i; |
d6c88a50 | 212 | |
bb84ac2d | 213 | if (!legacy_pic->nr_legacy_irqs) |
1f91233c | 214 | io_apic_irqs = ~0UL; |
1f91233c | 215 | |
4c79185c | 216 | for (i = 0; i < nr_ioapics; i++) { |
57a6f740 | 217 | ioapics[i].saved_registers = |
4c79185c | 218 | kzalloc(sizeof(struct IO_APIC_route_entry) * |
b69c6c3b | 219 | ioapics[i].nr_registers, GFP_KERNEL); |
57a6f740 | 220 | if (!ioapics[i].saved_registers) |
4c79185c SS |
221 | pr_err("IOAPIC %d: suspend/resume impossible!\n", i); |
222 | } | |
223 | ||
0b8f1efa YL |
224 | cfg = irq_cfgx; |
225 | count = ARRAY_SIZE(irq_cfgx); | |
f6e9456c | 226 | node = cpu_to_node(0); |
8f09cd20 | 227 | |
fbc6bff0 TG |
228 | /* Make sure the legacy interrupts are marked in the bitmap */ |
229 | irq_reserve_irqs(0, legacy_pic->nr_legacy_irqs); | |
230 | ||
0b8f1efa | 231 | for (i = 0; i < count; i++) { |
2c778651 | 232 | irq_set_chip_data(i, &cfg[i]); |
2ee39065 TG |
233 | zalloc_cpumask_var_node(&cfg[i].domain, GFP_KERNEL, node); |
234 | zalloc_cpumask_var_node(&cfg[i].old_domain, GFP_KERNEL, node); | |
97943390 SS |
235 | /* |
236 | * For legacy IRQ's, start with assigning irq0 to irq15 to | |
237 | * IRQ0_VECTOR to IRQ15_VECTOR on cpu 0. | |
238 | */ | |
54b56170 | 239 | if (i < legacy_pic->nr_legacy_irqs) { |
97943390 SS |
240 | cfg[i].vector = IRQ0_VECTOR + i; |
241 | cpumask_set_cpu(0, cfg[i].domain); | |
242 | } | |
0b8f1efa | 243 | } |
13a0c3c2 YL |
244 | |
245 | return 0; | |
0b8f1efa | 246 | } |
8f09cd20 | 247 | |
48b26501 | 248 | static struct irq_cfg *irq_cfg(unsigned int irq) |
8f09cd20 | 249 | { |
2c778651 | 250 | return irq_get_chip_data(irq); |
8f09cd20 | 251 | } |
d6c88a50 | 252 | |
f981a3dc | 253 | static struct irq_cfg *alloc_irq_cfg(unsigned int irq, int node) |
8f09cd20 | 254 | { |
0b8f1efa | 255 | struct irq_cfg *cfg; |
0f978f45 | 256 | |
2ee39065 | 257 | cfg = kzalloc_node(sizeof(*cfg), GFP_KERNEL, node); |
6e2fff50 TG |
258 | if (!cfg) |
259 | return NULL; | |
2ee39065 | 260 | if (!zalloc_cpumask_var_node(&cfg->domain, GFP_KERNEL, node)) |
6e2fff50 | 261 | goto out_cfg; |
2ee39065 | 262 | if (!zalloc_cpumask_var_node(&cfg->old_domain, GFP_KERNEL, node)) |
6e2fff50 | 263 | goto out_domain; |
0b8f1efa | 264 | return cfg; |
6e2fff50 TG |
265 | out_domain: |
266 | free_cpumask_var(cfg->domain); | |
267 | out_cfg: | |
268 | kfree(cfg); | |
269 | return NULL; | |
8f09cd20 YL |
270 | } |
271 | ||
f981a3dc | 272 | static void free_irq_cfg(unsigned int at, struct irq_cfg *cfg) |
08c33db6 | 273 | { |
fbc6bff0 TG |
274 | if (!cfg) |
275 | return; | |
2c778651 | 276 | irq_set_chip_data(at, NULL); |
08c33db6 TG |
277 | free_cpumask_var(cfg->domain); |
278 | free_cpumask_var(cfg->old_domain); | |
279 | kfree(cfg); | |
280 | } | |
281 | ||
08c33db6 TG |
282 | static struct irq_cfg *alloc_irq_and_cfg_at(unsigned int at, int node) |
283 | { | |
284 | int res = irq_alloc_desc_at(at, node); | |
285 | struct irq_cfg *cfg; | |
286 | ||
287 | if (res < 0) { | |
288 | if (res != -EEXIST) | |
289 | return NULL; | |
2c778651 | 290 | cfg = irq_get_chip_data(at); |
08c33db6 TG |
291 | if (cfg) |
292 | return cfg; | |
293 | } | |
294 | ||
f981a3dc | 295 | cfg = alloc_irq_cfg(at, node); |
08c33db6 | 296 | if (cfg) |
2c778651 | 297 | irq_set_chip_data(at, cfg); |
08c33db6 TG |
298 | else |
299 | irq_free_desc(at); | |
300 | return cfg; | |
301 | } | |
302 | ||
303 | static int alloc_irq_from(unsigned int from, int node) | |
304 | { | |
305 | return irq_alloc_desc_from(from, node); | |
306 | } | |
307 | ||
308 | static void free_irq_at(unsigned int at, struct irq_cfg *cfg) | |
309 | { | |
f981a3dc | 310 | free_irq_cfg(at, cfg); |
08c33db6 TG |
311 | irq_free_desc(at); |
312 | } | |
313 | ||
136d249e | 314 | |
130fe05d LT |
315 | struct io_apic { |
316 | unsigned int index; | |
317 | unsigned int unused[3]; | |
318 | unsigned int data; | |
0280f7c4 SS |
319 | unsigned int unused2[11]; |
320 | unsigned int eoi; | |
130fe05d LT |
321 | }; |
322 | ||
323 | static __attribute_const__ struct io_apic __iomem *io_apic_base(int idx) | |
324 | { | |
325 | return (void __iomem *) __fix_to_virt(FIX_IO_APIC_BASE_0 + idx) | |
d5371430 | 326 | + (mpc_ioapic_addr(idx) & ~PAGE_MASK); |
130fe05d LT |
327 | } |
328 | ||
0280f7c4 SS |
329 | static inline void io_apic_eoi(unsigned int apic, unsigned int vector) |
330 | { | |
331 | struct io_apic __iomem *io_apic = io_apic_base(apic); | |
332 | writel(vector, &io_apic->eoi); | |
333 | } | |
334 | ||
4a8e2a31 | 335 | unsigned int native_io_apic_read(unsigned int apic, unsigned int reg) |
130fe05d LT |
336 | { |
337 | struct io_apic __iomem *io_apic = io_apic_base(apic); | |
338 | writel(reg, &io_apic->index); | |
339 | return readl(&io_apic->data); | |
340 | } | |
341 | ||
4a8e2a31 | 342 | void native_io_apic_write(unsigned int apic, unsigned int reg, unsigned int value) |
130fe05d LT |
343 | { |
344 | struct io_apic __iomem *io_apic = io_apic_base(apic); | |
136d249e | 345 | |
130fe05d LT |
346 | writel(reg, &io_apic->index); |
347 | writel(value, &io_apic->data); | |
348 | } | |
349 | ||
350 | /* | |
351 | * Re-write a value: to be used for read-modify-write | |
352 | * cycles where the read already set up the index register. | |
353 | * | |
354 | * Older SiS APIC requires we rewrite the index register | |
355 | */ | |
4a8e2a31 | 356 | void native_io_apic_modify(unsigned int apic, unsigned int reg, unsigned int value) |
130fe05d | 357 | { |
54168ed7 | 358 | struct io_apic __iomem *io_apic = io_apic_base(apic); |
d6c88a50 TG |
359 | |
360 | if (sis_apic_bug) | |
361 | writel(reg, &io_apic->index); | |
130fe05d LT |
362 | writel(value, &io_apic->data); |
363 | } | |
364 | ||
cf4c6a2f AK |
365 | union entry_union { |
366 | struct { u32 w1, w2; }; | |
367 | struct IO_APIC_route_entry entry; | |
368 | }; | |
369 | ||
e57253a8 SS |
370 | static struct IO_APIC_route_entry __ioapic_read_entry(int apic, int pin) |
371 | { | |
372 | union entry_union eu; | |
373 | ||
374 | eu.w1 = io_apic_read(apic, 0x10 + 2 * pin); | |
375 | eu.w2 = io_apic_read(apic, 0x11 + 2 * pin); | |
136d249e | 376 | |
e57253a8 SS |
377 | return eu.entry; |
378 | } | |
379 | ||
cf4c6a2f AK |
380 | static struct IO_APIC_route_entry ioapic_read_entry(int apic, int pin) |
381 | { | |
382 | union entry_union eu; | |
383 | unsigned long flags; | |
136d249e | 384 | |
dade7716 | 385 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
e57253a8 | 386 | eu.entry = __ioapic_read_entry(apic, pin); |
dade7716 | 387 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
136d249e | 388 | |
cf4c6a2f AK |
389 | return eu.entry; |
390 | } | |
391 | ||
f9dadfa7 LT |
392 | /* |
393 | * When we write a new IO APIC routing entry, we need to write the high | |
394 | * word first! If the mask bit in the low word is clear, we will enable | |
395 | * the interrupt, and we need to make sure the entry is fully populated | |
396 | * before that happens. | |
397 | */ | |
136d249e | 398 | static void __ioapic_write_entry(int apic, int pin, struct IO_APIC_route_entry e) |
cf4c6a2f | 399 | { |
50a8d4d2 F |
400 | union entry_union eu = {{0, 0}}; |
401 | ||
cf4c6a2f | 402 | eu.entry = e; |
f9dadfa7 LT |
403 | io_apic_write(apic, 0x11 + 2*pin, eu.w2); |
404 | io_apic_write(apic, 0x10 + 2*pin, eu.w1); | |
d15512f4 AK |
405 | } |
406 | ||
1a8ce7ff | 407 | static void ioapic_write_entry(int apic, int pin, struct IO_APIC_route_entry e) |
d15512f4 AK |
408 | { |
409 | unsigned long flags; | |
136d249e | 410 | |
dade7716 | 411 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
d15512f4 | 412 | __ioapic_write_entry(apic, pin, e); |
dade7716 | 413 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
f9dadfa7 LT |
414 | } |
415 | ||
416 | /* | |
417 | * When we mask an IO APIC routing entry, we need to write the low | |
418 | * word first, in order to set the mask bit before we change the | |
419 | * high bits! | |
420 | */ | |
421 | static void ioapic_mask_entry(int apic, int pin) | |
422 | { | |
423 | unsigned long flags; | |
424 | union entry_union eu = { .entry.mask = 1 }; | |
425 | ||
dade7716 | 426 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
cf4c6a2f AK |
427 | io_apic_write(apic, 0x10 + 2*pin, eu.w1); |
428 | io_apic_write(apic, 0x11 + 2*pin, eu.w2); | |
dade7716 | 429 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
cf4c6a2f AK |
430 | } |
431 | ||
1da177e4 LT |
432 | /* |
433 | * The common case is 1:1 IRQ<->pin mappings. Sometimes there are | |
434 | * shared ISA-space IRQs, so we have to support them. We are super | |
435 | * fast in the common case, and fast for shared ISA-space IRQs. | |
436 | */ | |
136d249e | 437 | static int __add_pin_to_irq_node(struct irq_cfg *cfg, int node, int apic, int pin) |
1da177e4 | 438 | { |
2977fb3f | 439 | struct irq_pin_list **last, *entry; |
0f978f45 | 440 | |
2977fb3f CG |
441 | /* don't allow duplicates */ |
442 | last = &cfg->irq_2_pin; | |
443 | for_each_irq_pin(entry, cfg->irq_2_pin) { | |
0f978f45 | 444 | if (entry->apic == apic && entry->pin == pin) |
f3d1915a | 445 | return 0; |
2977fb3f | 446 | last = &entry->next; |
1da177e4 | 447 | } |
0f978f45 | 448 | |
7e495529 | 449 | entry = alloc_irq_pin_list(node); |
a7428cd2 | 450 | if (!entry) { |
c767a54b JP |
451 | pr_err("can not alloc irq_pin_list (%d,%d,%d)\n", |
452 | node, apic, pin); | |
f3d1915a | 453 | return -ENOMEM; |
a7428cd2 | 454 | } |
1da177e4 LT |
455 | entry->apic = apic; |
456 | entry->pin = pin; | |
875e68ec | 457 | |
2977fb3f | 458 | *last = entry; |
f3d1915a CG |
459 | return 0; |
460 | } | |
461 | ||
462 | static void add_pin_to_irq_node(struct irq_cfg *cfg, int node, int apic, int pin) | |
463 | { | |
7e495529 | 464 | if (__add_pin_to_irq_node(cfg, node, apic, pin)) |
f3d1915a | 465 | panic("IO-APIC: failed to add irq-pin. Can not proceed\n"); |
1da177e4 LT |
466 | } |
467 | ||
468 | /* | |
469 | * Reroute an IRQ to a different pin. | |
470 | */ | |
85ac16d0 | 471 | static void __init replace_pin_at_irq_node(struct irq_cfg *cfg, int node, |
4eea6fff JF |
472 | int oldapic, int oldpin, |
473 | int newapic, int newpin) | |
1da177e4 | 474 | { |
535b6429 | 475 | struct irq_pin_list *entry; |
1da177e4 | 476 | |
2977fb3f | 477 | for_each_irq_pin(entry, cfg->irq_2_pin) { |
1da177e4 LT |
478 | if (entry->apic == oldapic && entry->pin == oldpin) { |
479 | entry->apic = newapic; | |
480 | entry->pin = newpin; | |
0f978f45 | 481 | /* every one is different, right? */ |
4eea6fff | 482 | return; |
0f978f45 | 483 | } |
1da177e4 | 484 | } |
0f978f45 | 485 | |
4eea6fff JF |
486 | /* old apic/pin didn't exist, so just add new ones */ |
487 | add_pin_to_irq_node(cfg, node, newapic, newpin); | |
1da177e4 LT |
488 | } |
489 | ||
c29d9db3 SS |
490 | static void __io_apic_modify_irq(struct irq_pin_list *entry, |
491 | int mask_and, int mask_or, | |
492 | void (*final)(struct irq_pin_list *entry)) | |
493 | { | |
494 | unsigned int reg, pin; | |
495 | ||
496 | pin = entry->pin; | |
497 | reg = io_apic_read(entry->apic, 0x10 + pin * 2); | |
498 | reg &= mask_and; | |
499 | reg |= mask_or; | |
500 | io_apic_modify(entry->apic, 0x10 + pin * 2, reg); | |
501 | if (final) | |
502 | final(entry); | |
503 | } | |
504 | ||
2f210deb JF |
505 | static void io_apic_modify_irq(struct irq_cfg *cfg, |
506 | int mask_and, int mask_or, | |
507 | void (*final)(struct irq_pin_list *entry)) | |
87783be4 | 508 | { |
87783be4 | 509 | struct irq_pin_list *entry; |
047c8fdb | 510 | |
c29d9db3 SS |
511 | for_each_irq_pin(entry, cfg->irq_2_pin) |
512 | __io_apic_modify_irq(entry, mask_and, mask_or, final); | |
513 | } | |
514 | ||
7f3e632f | 515 | static void io_apic_sync(struct irq_pin_list *entry) |
1da177e4 | 516 | { |
87783be4 CG |
517 | /* |
518 | * Synchronize the IO-APIC and the CPU by doing | |
519 | * a dummy read from the IO-APIC | |
520 | */ | |
521 | struct io_apic __iomem *io_apic; | |
136d249e | 522 | |
87783be4 | 523 | io_apic = io_apic_base(entry->apic); |
4e738e2f | 524 | readl(&io_apic->data); |
1da177e4 LT |
525 | } |
526 | ||
dd5f15e5 | 527 | static void mask_ioapic(struct irq_cfg *cfg) |
87783be4 | 528 | { |
dd5f15e5 TG |
529 | unsigned long flags; |
530 | ||
531 | raw_spin_lock_irqsave(&ioapic_lock, flags); | |
3145e941 | 532 | io_apic_modify_irq(cfg, ~0, IO_APIC_REDIR_MASKED, &io_apic_sync); |
dd5f15e5 | 533 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
87783be4 | 534 | } |
1da177e4 | 535 | |
90297c5f | 536 | static void mask_ioapic_irq(struct irq_data *data) |
1da177e4 | 537 | { |
90297c5f | 538 | mask_ioapic(data->chip_data); |
dd5f15e5 | 539 | } |
3145e941 | 540 | |
dd5f15e5 TG |
541 | static void __unmask_ioapic(struct irq_cfg *cfg) |
542 | { | |
543 | io_apic_modify_irq(cfg, ~IO_APIC_REDIR_MASKED, 0, NULL); | |
1da177e4 LT |
544 | } |
545 | ||
dd5f15e5 | 546 | static void unmask_ioapic(struct irq_cfg *cfg) |
1da177e4 LT |
547 | { |
548 | unsigned long flags; | |
549 | ||
dade7716 | 550 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
dd5f15e5 | 551 | __unmask_ioapic(cfg); |
dade7716 | 552 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
1da177e4 LT |
553 | } |
554 | ||
90297c5f | 555 | static void unmask_ioapic_irq(struct irq_data *data) |
3145e941 | 556 | { |
90297c5f | 557 | unmask_ioapic(data->chip_data); |
3145e941 YL |
558 | } |
559 | ||
c0205701 SS |
560 | /* |
561 | * IO-APIC versions below 0x20 don't support EOI register. | |
562 | * For the record, here is the information about various versions: | |
563 | * 0Xh 82489DX | |
564 | * 1Xh I/OAPIC or I/O(x)APIC which are not PCI 2.2 Compliant | |
565 | * 2Xh I/O(x)APIC which is PCI 2.2 Compliant | |
566 | * 30h-FFh Reserved | |
567 | * | |
568 | * Some of the Intel ICH Specs (ICH2 to ICH5) documents the io-apic | |
569 | * version as 0x2. This is an error with documentation and these ICH chips | |
570 | * use io-apic's of version 0x20. | |
571 | * | |
572 | * For IO-APIC's with EOI register, we use that to do an explicit EOI. | |
573 | * Otherwise, we simulate the EOI message manually by changing the trigger | |
574 | * mode to edge and then back to level, with RTE being masked during this. | |
575 | */ | |
576 | static void __eoi_ioapic_pin(int apic, int pin, int vector, struct irq_cfg *cfg) | |
577 | { | |
578 | if (mpc_ioapic_ver(apic) >= 0x20) { | |
579 | /* | |
580 | * Intr-remapping uses pin number as the virtual vector | |
581 | * in the RTE. Actual vector is programmed in | |
582 | * intr-remapping table entry. Hence for the io-apic | |
583 | * EOI we use the pin number. | |
584 | */ | |
585 | if (cfg && irq_remapped(cfg)) | |
586 | io_apic_eoi(apic, pin); | |
587 | else | |
588 | io_apic_eoi(apic, vector); | |
589 | } else { | |
590 | struct IO_APIC_route_entry entry, entry1; | |
591 | ||
592 | entry = entry1 = __ioapic_read_entry(apic, pin); | |
593 | ||
594 | /* | |
595 | * Mask the entry and change the trigger mode to edge. | |
596 | */ | |
597 | entry1.mask = 1; | |
598 | entry1.trigger = IOAPIC_EDGE; | |
599 | ||
600 | __ioapic_write_entry(apic, pin, entry1); | |
601 | ||
602 | /* | |
603 | * Restore the previous level triggered entry. | |
604 | */ | |
605 | __ioapic_write_entry(apic, pin, entry); | |
606 | } | |
607 | } | |
608 | ||
609 | static void eoi_ioapic_irq(unsigned int irq, struct irq_cfg *cfg) | |
610 | { | |
611 | struct irq_pin_list *entry; | |
612 | unsigned long flags; | |
613 | ||
614 | raw_spin_lock_irqsave(&ioapic_lock, flags); | |
615 | for_each_irq_pin(entry, cfg->irq_2_pin) | |
616 | __eoi_ioapic_pin(entry->apic, entry->pin, cfg->vector, cfg); | |
617 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); | |
618 | } | |
619 | ||
1da177e4 LT |
620 | static void clear_IO_APIC_pin(unsigned int apic, unsigned int pin) |
621 | { | |
622 | struct IO_APIC_route_entry entry; | |
36062448 | 623 | |
1da177e4 | 624 | /* Check delivery_mode to be sure we're not clearing an SMI pin */ |
cf4c6a2f | 625 | entry = ioapic_read_entry(apic, pin); |
1da177e4 LT |
626 | if (entry.delivery_mode == dest_SMI) |
627 | return; | |
1e75b31d | 628 | |
1da177e4 | 629 | /* |
1e75b31d SS |
630 | * Make sure the entry is masked and re-read the contents to check |
631 | * if it is a level triggered pin and if the remote-IRR is set. | |
632 | */ | |
633 | if (!entry.mask) { | |
634 | entry.mask = 1; | |
635 | ioapic_write_entry(apic, pin, entry); | |
636 | entry = ioapic_read_entry(apic, pin); | |
637 | } | |
638 | ||
639 | if (entry.irr) { | |
c0205701 SS |
640 | unsigned long flags; |
641 | ||
1e75b31d SS |
642 | /* |
643 | * Make sure the trigger mode is set to level. Explicit EOI | |
644 | * doesn't clear the remote-IRR if the trigger mode is not | |
645 | * set to level. | |
646 | */ | |
647 | if (!entry.trigger) { | |
648 | entry.trigger = IOAPIC_LEVEL; | |
649 | ioapic_write_entry(apic, pin, entry); | |
650 | } | |
651 | ||
c0205701 SS |
652 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
653 | __eoi_ioapic_pin(apic, pin, entry.vector, NULL); | |
654 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); | |
1e75b31d SS |
655 | } |
656 | ||
657 | /* | |
658 | * Clear the rest of the bits in the IO-APIC RTE except for the mask | |
659 | * bit. | |
1da177e4 | 660 | */ |
f9dadfa7 | 661 | ioapic_mask_entry(apic, pin); |
1e75b31d SS |
662 | entry = ioapic_read_entry(apic, pin); |
663 | if (entry.irr) | |
c767a54b | 664 | pr_err("Unable to reset IRR for apic: %d, pin :%d\n", |
1e75b31d | 665 | mpc_ioapic_id(apic), pin); |
1da177e4 LT |
666 | } |
667 | ||
54168ed7 | 668 | static void clear_IO_APIC (void) |
1da177e4 LT |
669 | { |
670 | int apic, pin; | |
671 | ||
672 | for (apic = 0; apic < nr_ioapics; apic++) | |
b69c6c3b | 673 | for (pin = 0; pin < ioapics[apic].nr_registers; pin++) |
1da177e4 LT |
674 | clear_IO_APIC_pin(apic, pin); |
675 | } | |
676 | ||
54168ed7 | 677 | #ifdef CONFIG_X86_32 |
1da177e4 LT |
678 | /* |
679 | * support for broken MP BIOSs, enables hand-redirection of PIRQ0-7 to | |
680 | * specific CPU-side IRQs. | |
681 | */ | |
682 | ||
683 | #define MAX_PIRQS 8 | |
3bd25d0f YL |
684 | static int pirq_entries[MAX_PIRQS] = { |
685 | [0 ... MAX_PIRQS - 1] = -1 | |
686 | }; | |
1da177e4 | 687 | |
1da177e4 LT |
688 | static int __init ioapic_pirq_setup(char *str) |
689 | { | |
690 | int i, max; | |
691 | int ints[MAX_PIRQS+1]; | |
692 | ||
693 | get_options(str, ARRAY_SIZE(ints), ints); | |
694 | ||
1da177e4 LT |
695 | apic_printk(APIC_VERBOSE, KERN_INFO |
696 | "PIRQ redirection, working around broken MP-BIOS.\n"); | |
697 | max = MAX_PIRQS; | |
698 | if (ints[0] < MAX_PIRQS) | |
699 | max = ints[0]; | |
700 | ||
701 | for (i = 0; i < max; i++) { | |
702 | apic_printk(APIC_VERBOSE, KERN_DEBUG | |
703 | "... PIRQ%d -> IRQ %d\n", i, ints[i+1]); | |
704 | /* | |
705 | * PIRQs are mapped upside down, usually. | |
706 | */ | |
707 | pirq_entries[MAX_PIRQS-i-1] = ints[i+1]; | |
708 | } | |
709 | return 1; | |
710 | } | |
711 | ||
712 | __setup("pirq=", ioapic_pirq_setup); | |
54168ed7 IM |
713 | #endif /* CONFIG_X86_32 */ |
714 | ||
54168ed7 | 715 | /* |
05c3dc2c | 716 | * Saves all the IO-APIC RTE's |
54168ed7 | 717 | */ |
31dce14a | 718 | int save_ioapic_entries(void) |
54168ed7 | 719 | { |
54168ed7 | 720 | int apic, pin; |
31dce14a | 721 | int err = 0; |
54168ed7 IM |
722 | |
723 | for (apic = 0; apic < nr_ioapics; apic++) { | |
57a6f740 | 724 | if (!ioapics[apic].saved_registers) { |
31dce14a SS |
725 | err = -ENOMEM; |
726 | continue; | |
727 | } | |
54168ed7 | 728 | |
b69c6c3b | 729 | for (pin = 0; pin < ioapics[apic].nr_registers; pin++) |
57a6f740 | 730 | ioapics[apic].saved_registers[pin] = |
54168ed7 | 731 | ioapic_read_entry(apic, pin); |
b24696bc | 732 | } |
5ffa4eb2 | 733 | |
31dce14a | 734 | return err; |
54168ed7 IM |
735 | } |
736 | ||
b24696bc FY |
737 | /* |
738 | * Mask all IO APIC entries. | |
739 | */ | |
31dce14a | 740 | void mask_ioapic_entries(void) |
05c3dc2c SS |
741 | { |
742 | int apic, pin; | |
743 | ||
744 | for (apic = 0; apic < nr_ioapics; apic++) { | |
2f344d2e | 745 | if (!ioapics[apic].saved_registers) |
31dce14a | 746 | continue; |
b24696bc | 747 | |
b69c6c3b | 748 | for (pin = 0; pin < ioapics[apic].nr_registers; pin++) { |
05c3dc2c SS |
749 | struct IO_APIC_route_entry entry; |
750 | ||
57a6f740 | 751 | entry = ioapics[apic].saved_registers[pin]; |
05c3dc2c SS |
752 | if (!entry.mask) { |
753 | entry.mask = 1; | |
754 | ioapic_write_entry(apic, pin, entry); | |
755 | } | |
756 | } | |
757 | } | |
758 | } | |
759 | ||
b24696bc | 760 | /* |
57a6f740 | 761 | * Restore IO APIC entries which was saved in the ioapic structure. |
b24696bc | 762 | */ |
31dce14a | 763 | int restore_ioapic_entries(void) |
54168ed7 IM |
764 | { |
765 | int apic, pin; | |
766 | ||
5ffa4eb2 | 767 | for (apic = 0; apic < nr_ioapics; apic++) { |
2f344d2e | 768 | if (!ioapics[apic].saved_registers) |
31dce14a | 769 | continue; |
b24696bc | 770 | |
b69c6c3b | 771 | for (pin = 0; pin < ioapics[apic].nr_registers; pin++) |
54168ed7 | 772 | ioapic_write_entry(apic, pin, |
57a6f740 | 773 | ioapics[apic].saved_registers[pin]); |
5ffa4eb2 | 774 | } |
b24696bc | 775 | return 0; |
54168ed7 IM |
776 | } |
777 | ||
1da177e4 LT |
778 | /* |
779 | * Find the IRQ entry number of a certain pin. | |
780 | */ | |
6f50d45f | 781 | static int find_irq_entry(int ioapic_idx, int pin, int type) |
1da177e4 LT |
782 | { |
783 | int i; | |
784 | ||
785 | for (i = 0; i < mp_irq_entries; i++) | |
c2c21745 | 786 | if (mp_irqs[i].irqtype == type && |
6f50d45f | 787 | (mp_irqs[i].dstapic == mpc_ioapic_id(ioapic_idx) || |
c2c21745 JSR |
788 | mp_irqs[i].dstapic == MP_APIC_ALL) && |
789 | mp_irqs[i].dstirq == pin) | |
1da177e4 LT |
790 | return i; |
791 | ||
792 | return -1; | |
793 | } | |
794 | ||
795 | /* | |
796 | * Find the pin to which IRQ[irq] (ISA) is connected | |
797 | */ | |
fcfd636a | 798 | static int __init find_isa_irq_pin(int irq, int type) |
1da177e4 LT |
799 | { |
800 | int i; | |
801 | ||
802 | for (i = 0; i < mp_irq_entries; i++) { | |
c2c21745 | 803 | int lbus = mp_irqs[i].srcbus; |
1da177e4 | 804 | |
d27e2b8e | 805 | if (test_bit(lbus, mp_bus_not_pci) && |
c2c21745 JSR |
806 | (mp_irqs[i].irqtype == type) && |
807 | (mp_irqs[i].srcbusirq == irq)) | |
1da177e4 | 808 | |
c2c21745 | 809 | return mp_irqs[i].dstirq; |
1da177e4 LT |
810 | } |
811 | return -1; | |
812 | } | |
813 | ||
fcfd636a EB |
814 | static int __init find_isa_irq_apic(int irq, int type) |
815 | { | |
816 | int i; | |
817 | ||
818 | for (i = 0; i < mp_irq_entries; i++) { | |
c2c21745 | 819 | int lbus = mp_irqs[i].srcbus; |
fcfd636a | 820 | |
73b2961b | 821 | if (test_bit(lbus, mp_bus_not_pci) && |
c2c21745 JSR |
822 | (mp_irqs[i].irqtype == type) && |
823 | (mp_irqs[i].srcbusirq == irq)) | |
fcfd636a EB |
824 | break; |
825 | } | |
6f50d45f | 826 | |
fcfd636a | 827 | if (i < mp_irq_entries) { |
6f50d45f YL |
828 | int ioapic_idx; |
829 | ||
830 | for (ioapic_idx = 0; ioapic_idx < nr_ioapics; ioapic_idx++) | |
831 | if (mpc_ioapic_id(ioapic_idx) == mp_irqs[i].dstapic) | |
832 | return ioapic_idx; | |
fcfd636a EB |
833 | } |
834 | ||
835 | return -1; | |
836 | } | |
837 | ||
bb8187d3 | 838 | #ifdef CONFIG_EISA |
1da177e4 LT |
839 | /* |
840 | * EISA Edge/Level control register, ELCR | |
841 | */ | |
842 | static int EISA_ELCR(unsigned int irq) | |
843 | { | |
b81bb373 | 844 | if (irq < legacy_pic->nr_legacy_irqs) { |
1da177e4 LT |
845 | unsigned int port = 0x4d0 + (irq >> 3); |
846 | return (inb(port) >> (irq & 7)) & 1; | |
847 | } | |
848 | apic_printk(APIC_VERBOSE, KERN_INFO | |
849 | "Broken MPtable reports ISA irq %d\n", irq); | |
850 | return 0; | |
851 | } | |
54168ed7 | 852 | |
c0a282c2 | 853 | #endif |
1da177e4 | 854 | |
6728801d AS |
855 | /* ISA interrupts are always polarity zero edge triggered, |
856 | * when listed as conforming in the MP table. */ | |
857 | ||
858 | #define default_ISA_trigger(idx) (0) | |
859 | #define default_ISA_polarity(idx) (0) | |
860 | ||
1da177e4 LT |
861 | /* EISA interrupts are always polarity zero and can be edge or level |
862 | * trigger depending on the ELCR value. If an interrupt is listed as | |
863 | * EISA conforming in the MP table, that means its trigger type must | |
864 | * be read in from the ELCR */ | |
865 | ||
c2c21745 | 866 | #define default_EISA_trigger(idx) (EISA_ELCR(mp_irqs[idx].srcbusirq)) |
6728801d | 867 | #define default_EISA_polarity(idx) default_ISA_polarity(idx) |
1da177e4 LT |
868 | |
869 | /* PCI interrupts are always polarity one level triggered, | |
870 | * when listed as conforming in the MP table. */ | |
871 | ||
872 | #define default_PCI_trigger(idx) (1) | |
873 | #define default_PCI_polarity(idx) (1) | |
874 | ||
b77cf6a8 | 875 | static int irq_polarity(int idx) |
1da177e4 | 876 | { |
c2c21745 | 877 | int bus = mp_irqs[idx].srcbus; |
1da177e4 LT |
878 | int polarity; |
879 | ||
880 | /* | |
881 | * Determine IRQ line polarity (high active or low active): | |
882 | */ | |
c2c21745 | 883 | switch (mp_irqs[idx].irqflag & 3) |
36062448 | 884 | { |
54168ed7 IM |
885 | case 0: /* conforms, ie. bus-type dependent polarity */ |
886 | if (test_bit(bus, mp_bus_not_pci)) | |
887 | polarity = default_ISA_polarity(idx); | |
888 | else | |
889 | polarity = default_PCI_polarity(idx); | |
890 | break; | |
891 | case 1: /* high active */ | |
892 | { | |
893 | polarity = 0; | |
894 | break; | |
895 | } | |
896 | case 2: /* reserved */ | |
897 | { | |
c767a54b | 898 | pr_warn("broken BIOS!!\n"); |
54168ed7 IM |
899 | polarity = 1; |
900 | break; | |
901 | } | |
902 | case 3: /* low active */ | |
903 | { | |
904 | polarity = 1; | |
905 | break; | |
906 | } | |
907 | default: /* invalid */ | |
908 | { | |
c767a54b | 909 | pr_warn("broken BIOS!!\n"); |
54168ed7 IM |
910 | polarity = 1; |
911 | break; | |
912 | } | |
1da177e4 LT |
913 | } |
914 | return polarity; | |
915 | } | |
916 | ||
b77cf6a8 | 917 | static int irq_trigger(int idx) |
1da177e4 | 918 | { |
c2c21745 | 919 | int bus = mp_irqs[idx].srcbus; |
1da177e4 LT |
920 | int trigger; |
921 | ||
922 | /* | |
923 | * Determine IRQ trigger mode (edge or level sensitive): | |
924 | */ | |
c2c21745 | 925 | switch ((mp_irqs[idx].irqflag>>2) & 3) |
1da177e4 | 926 | { |
54168ed7 IM |
927 | case 0: /* conforms, ie. bus-type dependent */ |
928 | if (test_bit(bus, mp_bus_not_pci)) | |
929 | trigger = default_ISA_trigger(idx); | |
930 | else | |
931 | trigger = default_PCI_trigger(idx); | |
bb8187d3 | 932 | #ifdef CONFIG_EISA |
54168ed7 IM |
933 | switch (mp_bus_id_to_type[bus]) { |
934 | case MP_BUS_ISA: /* ISA pin */ | |
935 | { | |
936 | /* set before the switch */ | |
937 | break; | |
938 | } | |
939 | case MP_BUS_EISA: /* EISA pin */ | |
940 | { | |
941 | trigger = default_EISA_trigger(idx); | |
942 | break; | |
943 | } | |
944 | case MP_BUS_PCI: /* PCI pin */ | |
945 | { | |
946 | /* set before the switch */ | |
947 | break; | |
948 | } | |
54168ed7 IM |
949 | default: |
950 | { | |
c767a54b | 951 | pr_warn("broken BIOS!!\n"); |
54168ed7 IM |
952 | trigger = 1; |
953 | break; | |
954 | } | |
955 | } | |
956 | #endif | |
1da177e4 | 957 | break; |
54168ed7 | 958 | case 1: /* edge */ |
1da177e4 | 959 | { |
54168ed7 | 960 | trigger = 0; |
1da177e4 LT |
961 | break; |
962 | } | |
54168ed7 | 963 | case 2: /* reserved */ |
1da177e4 | 964 | { |
c767a54b | 965 | pr_warn("broken BIOS!!\n"); |
54168ed7 | 966 | trigger = 1; |
1da177e4 LT |
967 | break; |
968 | } | |
54168ed7 | 969 | case 3: /* level */ |
1da177e4 | 970 | { |
54168ed7 | 971 | trigger = 1; |
1da177e4 LT |
972 | break; |
973 | } | |
54168ed7 | 974 | default: /* invalid */ |
1da177e4 | 975 | { |
c767a54b | 976 | pr_warn("broken BIOS!!\n"); |
54168ed7 | 977 | trigger = 0; |
1da177e4 LT |
978 | break; |
979 | } | |
980 | } | |
981 | return trigger; | |
982 | } | |
983 | ||
1da177e4 LT |
984 | static int pin_2_irq(int idx, int apic, int pin) |
985 | { | |
d464207c | 986 | int irq; |
c2c21745 | 987 | int bus = mp_irqs[idx].srcbus; |
c040aaeb | 988 | struct mp_ioapic_gsi *gsi_cfg = mp_ioapic_gsi_routing(apic); |
1da177e4 LT |
989 | |
990 | /* | |
991 | * Debugging check, we are in big trouble if this message pops up! | |
992 | */ | |
c2c21745 | 993 | if (mp_irqs[idx].dstirq != pin) |
c767a54b | 994 | pr_err("broken BIOS or MPTABLE parser, ayiee!!\n"); |
1da177e4 | 995 | |
54168ed7 | 996 | if (test_bit(bus, mp_bus_not_pci)) { |
c2c21745 | 997 | irq = mp_irqs[idx].srcbusirq; |
54168ed7 | 998 | } else { |
c040aaeb | 999 | u32 gsi = gsi_cfg->gsi_base + pin; |
988856ee EB |
1000 | |
1001 | if (gsi >= NR_IRQS_LEGACY) | |
1002 | irq = gsi; | |
1003 | else | |
a4384df3 | 1004 | irq = gsi_top + gsi; |
1da177e4 LT |
1005 | } |
1006 | ||
54168ed7 | 1007 | #ifdef CONFIG_X86_32 |
1da177e4 LT |
1008 | /* |
1009 | * PCI IRQ command line redirection. Yes, limits are hardcoded. | |
1010 | */ | |
1011 | if ((pin >= 16) && (pin <= 23)) { | |
1012 | if (pirq_entries[pin-16] != -1) { | |
1013 | if (!pirq_entries[pin-16]) { | |
1014 | apic_printk(APIC_VERBOSE, KERN_DEBUG | |
1015 | "disabling PIRQ%d\n", pin-16); | |
1016 | } else { | |
1017 | irq = pirq_entries[pin-16]; | |
1018 | apic_printk(APIC_VERBOSE, KERN_DEBUG | |
1019 | "using PIRQ%d -> IRQ %d\n", | |
1020 | pin-16, irq); | |
1021 | } | |
1022 | } | |
1023 | } | |
54168ed7 IM |
1024 | #endif |
1025 | ||
1da177e4 LT |
1026 | return irq; |
1027 | } | |
1028 | ||
e20c06fd YL |
1029 | /* |
1030 | * Find a specific PCI IRQ entry. | |
1031 | * Not an __init, possibly needed by modules | |
1032 | */ | |
1033 | int IO_APIC_get_PCI_irq_vector(int bus, int slot, int pin, | |
e5198075 | 1034 | struct io_apic_irq_attr *irq_attr) |
e20c06fd | 1035 | { |
6f50d45f | 1036 | int ioapic_idx, i, best_guess = -1; |
e20c06fd YL |
1037 | |
1038 | apic_printk(APIC_DEBUG, | |
1039 | "querying PCI -> IRQ mapping bus:%d, slot:%d, pin:%d.\n", | |
1040 | bus, slot, pin); | |
1041 | if (test_bit(bus, mp_bus_not_pci)) { | |
1042 | apic_printk(APIC_VERBOSE, | |
1043 | "PCI BIOS passed nonexistent PCI bus %d!\n", bus); | |
1044 | return -1; | |
1045 | } | |
1046 | for (i = 0; i < mp_irq_entries; i++) { | |
1047 | int lbus = mp_irqs[i].srcbus; | |
1048 | ||
6f50d45f YL |
1049 | for (ioapic_idx = 0; ioapic_idx < nr_ioapics; ioapic_idx++) |
1050 | if (mpc_ioapic_id(ioapic_idx) == mp_irqs[i].dstapic || | |
e20c06fd YL |
1051 | mp_irqs[i].dstapic == MP_APIC_ALL) |
1052 | break; | |
1053 | ||
1054 | if (!test_bit(lbus, mp_bus_not_pci) && | |
1055 | !mp_irqs[i].irqtype && | |
1056 | (bus == lbus) && | |
1057 | (slot == ((mp_irqs[i].srcbusirq >> 2) & 0x1f))) { | |
6f50d45f | 1058 | int irq = pin_2_irq(i, ioapic_idx, mp_irqs[i].dstirq); |
e20c06fd | 1059 | |
6f50d45f | 1060 | if (!(ioapic_idx || IO_APIC_IRQ(irq))) |
e20c06fd YL |
1061 | continue; |
1062 | ||
1063 | if (pin == (mp_irqs[i].srcbusirq & 3)) { | |
6f50d45f | 1064 | set_io_apic_irq_attr(irq_attr, ioapic_idx, |
e5198075 YL |
1065 | mp_irqs[i].dstirq, |
1066 | irq_trigger(i), | |
1067 | irq_polarity(i)); | |
e20c06fd YL |
1068 | return irq; |
1069 | } | |
1070 | /* | |
1071 | * Use the first all-but-pin matching entry as a | |
1072 | * best-guess fuzzy result for broken mptables. | |
1073 | */ | |
1074 | if (best_guess < 0) { | |
6f50d45f | 1075 | set_io_apic_irq_attr(irq_attr, ioapic_idx, |
e5198075 YL |
1076 | mp_irqs[i].dstirq, |
1077 | irq_trigger(i), | |
1078 | irq_polarity(i)); | |
e20c06fd YL |
1079 | best_guess = irq; |
1080 | } | |
1081 | } | |
1082 | } | |
1083 | return best_guess; | |
1084 | } | |
1085 | EXPORT_SYMBOL(IO_APIC_get_PCI_irq_vector); | |
1086 | ||
497c9a19 YL |
1087 | void lock_vector_lock(void) |
1088 | { | |
1089 | /* Used to the online set of cpus does not change | |
1090 | * during assign_irq_vector. | |
1091 | */ | |
dade7716 | 1092 | raw_spin_lock(&vector_lock); |
497c9a19 | 1093 | } |
1da177e4 | 1094 | |
497c9a19 | 1095 | void unlock_vector_lock(void) |
1da177e4 | 1096 | { |
dade7716 | 1097 | raw_spin_unlock(&vector_lock); |
497c9a19 | 1098 | } |
1da177e4 | 1099 | |
e7986739 MT |
1100 | static int |
1101 | __assign_irq_vector(int irq, struct irq_cfg *cfg, const struct cpumask *mask) | |
497c9a19 | 1102 | { |
047c8fdb YL |
1103 | /* |
1104 | * NOTE! The local APIC isn't very good at handling | |
1105 | * multiple interrupts at the same interrupt level. | |
1106 | * As the interrupt level is determined by taking the | |
1107 | * vector number and shifting that right by 4, we | |
1108 | * want to spread these out a bit so that they don't | |
1109 | * all fall in the same interrupt level. | |
1110 | * | |
1111 | * Also, we've got to be careful not to trash gate | |
1112 | * 0x80, because int 0x80 is hm, kind of importantish. ;) | |
1113 | */ | |
6579b474 | 1114 | static int current_vector = FIRST_EXTERNAL_VECTOR + VECTOR_OFFSET_START; |
1bccd58b | 1115 | static int current_offset = VECTOR_OFFSET_START % 16; |
22f65d31 MT |
1116 | int cpu, err; |
1117 | cpumask_var_t tmp_mask; | |
ace80ab7 | 1118 | |
23359a88 | 1119 | if (cfg->move_in_progress) |
54168ed7 | 1120 | return -EBUSY; |
0a1ad60d | 1121 | |
22f65d31 MT |
1122 | if (!alloc_cpumask_var(&tmp_mask, GFP_ATOMIC)) |
1123 | return -ENOMEM; | |
ace80ab7 | 1124 | |
e7986739 | 1125 | /* Only try and allocate irqs on cpus that are present */ |
22f65d31 | 1126 | err = -ENOSPC; |
b39f25a8 SS |
1127 | cpumask_clear(cfg->old_domain); |
1128 | cpu = cpumask_first_and(mask, cpu_online_mask); | |
1129 | while (cpu < nr_cpu_ids) { | |
1ac322d0 | 1130 | int new_cpu, vector, offset; |
497c9a19 | 1131 | |
1ac322d0 | 1132 | apic->vector_allocation_domain(cpu, tmp_mask, mask); |
497c9a19 | 1133 | |
332afa65 | 1134 | if (cpumask_subset(tmp_mask, cfg->domain)) { |
1ac322d0 SS |
1135 | err = 0; |
1136 | if (cpumask_equal(tmp_mask, cfg->domain)) | |
1137 | break; | |
1138 | /* | |
1139 | * New cpumask using the vector is a proper subset of | |
1140 | * the current in use mask. So cleanup the vector | |
1141 | * allocation for the members that are not used anymore. | |
1142 | */ | |
1143 | cpumask_andnot(cfg->old_domain, cfg->domain, tmp_mask); | |
1144 | cfg->move_in_progress = 1; | |
1145 | cpumask_and(cfg->domain, cfg->domain, tmp_mask); | |
1146 | break; | |
332afa65 | 1147 | } |
497c9a19 | 1148 | |
54168ed7 IM |
1149 | vector = current_vector; |
1150 | offset = current_offset; | |
497c9a19 | 1151 | next: |
1bccd58b | 1152 | vector += 16; |
54168ed7 | 1153 | if (vector >= first_system_vector) { |
1bccd58b | 1154 | offset = (offset + 1) % 16; |
6579b474 | 1155 | vector = FIRST_EXTERNAL_VECTOR + offset; |
54168ed7 | 1156 | } |
8637e38a AG |
1157 | |
1158 | if (unlikely(current_vector == vector)) { | |
b39f25a8 SS |
1159 | cpumask_or(cfg->old_domain, cfg->old_domain, tmp_mask); |
1160 | cpumask_andnot(tmp_mask, mask, cfg->old_domain); | |
1161 | cpu = cpumask_first_and(tmp_mask, cpu_online_mask); | |
54168ed7 | 1162 | continue; |
8637e38a | 1163 | } |
b77b881f YL |
1164 | |
1165 | if (test_bit(vector, used_vectors)) | |
54168ed7 | 1166 | goto next; |
b77b881f | 1167 | |
22f65d31 | 1168 | for_each_cpu_and(new_cpu, tmp_mask, cpu_online_mask) |
54168ed7 IM |
1169 | if (per_cpu(vector_irq, new_cpu)[vector] != -1) |
1170 | goto next; | |
1171 | /* Found one! */ | |
1172 | current_vector = vector; | |
1173 | current_offset = offset; | |
1ac322d0 | 1174 | if (cfg->vector) { |
54168ed7 | 1175 | cfg->move_in_progress = 1; |
22f65d31 | 1176 | cpumask_copy(cfg->old_domain, cfg->domain); |
7a959cff | 1177 | } |
22f65d31 | 1178 | for_each_cpu_and(new_cpu, tmp_mask, cpu_online_mask) |
54168ed7 IM |
1179 | per_cpu(vector_irq, new_cpu)[vector] = irq; |
1180 | cfg->vector = vector; | |
22f65d31 MT |
1181 | cpumask_copy(cfg->domain, tmp_mask); |
1182 | err = 0; | |
1183 | break; | |
54168ed7 | 1184 | } |
22f65d31 MT |
1185 | free_cpumask_var(tmp_mask); |
1186 | return err; | |
497c9a19 YL |
1187 | } |
1188 | ||
9338ad6f | 1189 | int assign_irq_vector(int irq, struct irq_cfg *cfg, const struct cpumask *mask) |
497c9a19 YL |
1190 | { |
1191 | int err; | |
ace80ab7 | 1192 | unsigned long flags; |
ace80ab7 | 1193 | |
dade7716 | 1194 | raw_spin_lock_irqsave(&vector_lock, flags); |
3145e941 | 1195 | err = __assign_irq_vector(irq, cfg, mask); |
dade7716 | 1196 | raw_spin_unlock_irqrestore(&vector_lock, flags); |
497c9a19 YL |
1197 | return err; |
1198 | } | |
1199 | ||
3145e941 | 1200 | static void __clear_irq_vector(int irq, struct irq_cfg *cfg) |
497c9a19 | 1201 | { |
497c9a19 YL |
1202 | int cpu, vector; |
1203 | ||
497c9a19 YL |
1204 | BUG_ON(!cfg->vector); |
1205 | ||
1206 | vector = cfg->vector; | |
1d44b30f | 1207 | for_each_cpu_and(cpu, cfg->domain, cpu_online_mask) |
497c9a19 YL |
1208 | per_cpu(vector_irq, cpu)[vector] = -1; |
1209 | ||
1210 | cfg->vector = 0; | |
22f65d31 | 1211 | cpumask_clear(cfg->domain); |
0ca4b6b0 MW |
1212 | |
1213 | if (likely(!cfg->move_in_progress)) | |
1214 | return; | |
1d44b30f | 1215 | for_each_cpu_and(cpu, cfg->old_domain, cpu_online_mask) { |
0ca4b6b0 MW |
1216 | for (vector = FIRST_EXTERNAL_VECTOR; vector < NR_VECTORS; |
1217 | vector++) { | |
1218 | if (per_cpu(vector_irq, cpu)[vector] != irq) | |
1219 | continue; | |
1220 | per_cpu(vector_irq, cpu)[vector] = -1; | |
1221 | break; | |
1222 | } | |
1223 | } | |
1224 | cfg->move_in_progress = 0; | |
497c9a19 YL |
1225 | } |
1226 | ||
1227 | void __setup_vector_irq(int cpu) | |
1228 | { | |
1229 | /* Initialize vector_irq on a new cpu */ | |
497c9a19 YL |
1230 | int irq, vector; |
1231 | struct irq_cfg *cfg; | |
1232 | ||
9d133e5d SS |
1233 | /* |
1234 | * vector_lock will make sure that we don't run into irq vector | |
1235 | * assignments that might be happening on another cpu in parallel, | |
1236 | * while we setup our initial vector to irq mappings. | |
1237 | */ | |
dade7716 | 1238 | raw_spin_lock(&vector_lock); |
497c9a19 | 1239 | /* Mark the inuse vectors */ |
ad9f4334 | 1240 | for_each_active_irq(irq) { |
2c778651 | 1241 | cfg = irq_get_chip_data(irq); |
ad9f4334 TG |
1242 | if (!cfg) |
1243 | continue; | |
36e9e1ea SS |
1244 | /* |
1245 | * If it is a legacy IRQ handled by the legacy PIC, this cpu | |
1246 | * will be part of the irq_cfg's domain. | |
1247 | */ | |
1248 | if (irq < legacy_pic->nr_legacy_irqs && !IO_APIC_IRQ(irq)) | |
1249 | cpumask_set_cpu(cpu, cfg->domain); | |
1250 | ||
22f65d31 | 1251 | if (!cpumask_test_cpu(cpu, cfg->domain)) |
497c9a19 YL |
1252 | continue; |
1253 | vector = cfg->vector; | |
497c9a19 YL |
1254 | per_cpu(vector_irq, cpu)[vector] = irq; |
1255 | } | |
1256 | /* Mark the free vectors */ | |
1257 | for (vector = 0; vector < NR_VECTORS; ++vector) { | |
1258 | irq = per_cpu(vector_irq, cpu)[vector]; | |
1259 | if (irq < 0) | |
1260 | continue; | |
1261 | ||
1262 | cfg = irq_cfg(irq); | |
22f65d31 | 1263 | if (!cpumask_test_cpu(cpu, cfg->domain)) |
497c9a19 | 1264 | per_cpu(vector_irq, cpu)[vector] = -1; |
54168ed7 | 1265 | } |
dade7716 | 1266 | raw_spin_unlock(&vector_lock); |
1da177e4 | 1267 | } |
3fde6900 | 1268 | |
f5b9ed7a | 1269 | static struct irq_chip ioapic_chip; |
1da177e4 | 1270 | |
047c8fdb | 1271 | #ifdef CONFIG_X86_32 |
1d025192 YL |
1272 | static inline int IO_APIC_irq_trigger(int irq) |
1273 | { | |
d6c88a50 | 1274 | int apic, idx, pin; |
1d025192 | 1275 | |
d6c88a50 | 1276 | for (apic = 0; apic < nr_ioapics; apic++) { |
b69c6c3b | 1277 | for (pin = 0; pin < ioapics[apic].nr_registers; pin++) { |
d6c88a50 TG |
1278 | idx = find_irq_entry(apic, pin, mp_INT); |
1279 | if ((idx != -1) && (irq == pin_2_irq(idx, apic, pin))) | |
1280 | return irq_trigger(idx); | |
1281 | } | |
1282 | } | |
1283 | /* | |
54168ed7 IM |
1284 | * nonexistent IRQs are edge default |
1285 | */ | |
d6c88a50 | 1286 | return 0; |
1d025192 | 1287 | } |
047c8fdb YL |
1288 | #else |
1289 | static inline int IO_APIC_irq_trigger(int irq) | |
1290 | { | |
54168ed7 | 1291 | return 1; |
047c8fdb YL |
1292 | } |
1293 | #endif | |
1d025192 | 1294 | |
1a0e62a4 TG |
1295 | static void ioapic_register_intr(unsigned int irq, struct irq_cfg *cfg, |
1296 | unsigned long trigger) | |
1da177e4 | 1297 | { |
c60eaf25 TG |
1298 | struct irq_chip *chip = &ioapic_chip; |
1299 | irq_flow_handler_t hdl; | |
1300 | bool fasteoi; | |
199751d7 | 1301 | |
6ebcc00e | 1302 | if ((trigger == IOAPIC_AUTO && IO_APIC_irq_trigger(irq)) || |
c60eaf25 | 1303 | trigger == IOAPIC_LEVEL) { |
60c69948 | 1304 | irq_set_status_flags(irq, IRQ_LEVEL); |
c60eaf25 TG |
1305 | fasteoi = true; |
1306 | } else { | |
60c69948 | 1307 | irq_clear_status_flags(irq, IRQ_LEVEL); |
c60eaf25 TG |
1308 | fasteoi = false; |
1309 | } | |
047c8fdb | 1310 | |
1a0e62a4 | 1311 | if (irq_remapped(cfg)) { |
60c69948 | 1312 | irq_set_status_flags(irq, IRQ_MOVE_PCNTXT); |
c39d77ff | 1313 | irq_remap_modify_chip_defaults(chip); |
c60eaf25 | 1314 | fasteoi = trigger != 0; |
54168ed7 | 1315 | } |
29b61be6 | 1316 | |
c60eaf25 TG |
1317 | hdl = fasteoi ? handle_fasteoi_irq : handle_edge_irq; |
1318 | irq_set_chip_and_handler_name(irq, chip, hdl, | |
1319 | fasteoi ? "fasteoi" : "edge"); | |
1da177e4 LT |
1320 | } |
1321 | ||
c5b4712c YL |
1322 | static int setup_ioapic_entry(int irq, struct IO_APIC_route_entry *entry, |
1323 | unsigned int destination, int vector, | |
1324 | struct io_apic_irq_attr *attr) | |
1325 | { | |
95a02e97 SS |
1326 | if (irq_remapping_enabled) |
1327 | return setup_ioapic_remapped_entry(irq, entry, destination, | |
1328 | vector, attr); | |
497c9a19 | 1329 | |
c5b4712c YL |
1330 | memset(entry, 0, sizeof(*entry)); |
1331 | ||
1332 | entry->delivery_mode = apic->irq_delivery_mode; | |
1333 | entry->dest_mode = apic->irq_dest_mode; | |
1334 | entry->dest = destination; | |
1335 | entry->vector = vector; | |
1336 | entry->mask = 0; /* enable IRQ */ | |
1337 | entry->trigger = attr->trigger; | |
1338 | entry->polarity = attr->polarity; | |
1339 | ||
1340 | /* | |
1341 | * Mask level triggered irqs. | |
497c9a19 YL |
1342 | * Use IRQ_DELAYED_DISABLE for edge triggered irqs. |
1343 | */ | |
c5b4712c | 1344 | if (attr->trigger) |
497c9a19 | 1345 | entry->mask = 1; |
c5b4712c | 1346 | |
497c9a19 YL |
1347 | return 0; |
1348 | } | |
1349 | ||
e4aff811 YL |
1350 | static void setup_ioapic_irq(unsigned int irq, struct irq_cfg *cfg, |
1351 | struct io_apic_irq_attr *attr) | |
497c9a19 | 1352 | { |
1da177e4 | 1353 | struct IO_APIC_route_entry entry; |
22f65d31 | 1354 | unsigned int dest; |
497c9a19 YL |
1355 | |
1356 | if (!IO_APIC_IRQ(irq)) | |
1357 | return; | |
69c89efb | 1358 | |
fe402e1f | 1359 | if (assign_irq_vector(irq, cfg, apic->target_cpus())) |
497c9a19 YL |
1360 | return; |
1361 | ||
ff164324 AG |
1362 | if (apic->cpu_mask_to_apicid_and(cfg->domain, apic->target_cpus(), |
1363 | &dest)) { | |
1364 | pr_warn("Failed to obtain apicid for ioapic %d, pin %d\n", | |
1365 | mpc_ioapic_id(attr->ioapic), attr->ioapic_pin); | |
1366 | __clear_irq_vector(irq, cfg); | |
1367 | ||
1368 | return; | |
1369 | } | |
497c9a19 YL |
1370 | |
1371 | apic_printk(APIC_VERBOSE,KERN_DEBUG | |
1372 | "IOAPIC[%d]: Set routing entry (%d-%d -> 0x%x -> " | |
7fece832 | 1373 | "IRQ %d Mode:%i Active:%i Dest:%d)\n", |
e4aff811 YL |
1374 | attr->ioapic, mpc_ioapic_id(attr->ioapic), attr->ioapic_pin, |
1375 | cfg->vector, irq, attr->trigger, attr->polarity, dest); | |
497c9a19 | 1376 | |
c5b4712c | 1377 | if (setup_ioapic_entry(irq, &entry, dest, cfg->vector, attr)) { |
49d0c7a0 | 1378 | pr_warn("Failed to setup ioapic entry for ioapic %d, pin %d\n", |
c5b4712c | 1379 | mpc_ioapic_id(attr->ioapic), attr->ioapic_pin); |
3145e941 | 1380 | __clear_irq_vector(irq, cfg); |
c5b4712c | 1381 | |
497c9a19 YL |
1382 | return; |
1383 | } | |
1384 | ||
e4aff811 | 1385 | ioapic_register_intr(irq, cfg, attr->trigger); |
b81bb373 | 1386 | if (irq < legacy_pic->nr_legacy_irqs) |
4305df94 | 1387 | legacy_pic->mask(irq); |
497c9a19 | 1388 | |
e4aff811 | 1389 | ioapic_write_entry(attr->ioapic, attr->ioapic_pin, entry); |
497c9a19 YL |
1390 | } |
1391 | ||
6f50d45f | 1392 | static bool __init io_apic_pin_not_connected(int idx, int ioapic_idx, int pin) |
c8d6b8fe TG |
1393 | { |
1394 | if (idx != -1) | |
1395 | return false; | |
1396 | ||
1397 | apic_printk(APIC_VERBOSE, KERN_DEBUG " apic %d pin %d not connected\n", | |
6f50d45f | 1398 | mpc_ioapic_id(ioapic_idx), pin); |
c8d6b8fe TG |
1399 | return true; |
1400 | } | |
1401 | ||
6f50d45f | 1402 | static void __init __io_apic_setup_irqs(unsigned int ioapic_idx) |
497c9a19 | 1403 | { |
ed972ccf | 1404 | int idx, node = cpu_to_node(0); |
2d57e37d | 1405 | struct io_apic_irq_attr attr; |
ed972ccf | 1406 | unsigned int pin, irq; |
1da177e4 | 1407 | |
6f50d45f YL |
1408 | for (pin = 0; pin < ioapics[ioapic_idx].nr_registers; pin++) { |
1409 | idx = find_irq_entry(ioapic_idx, pin, mp_INT); | |
1410 | if (io_apic_pin_not_connected(idx, ioapic_idx, pin)) | |
b9c61b70 | 1411 | continue; |
33a201fa | 1412 | |
6f50d45f | 1413 | irq = pin_2_irq(idx, ioapic_idx, pin); |
33a201fa | 1414 | |
6f50d45f | 1415 | if ((ioapic_idx > 0) && (irq > 16)) |
fad53995 EB |
1416 | continue; |
1417 | ||
b9c61b70 YL |
1418 | /* |
1419 | * Skip the timer IRQ if there's a quirk handler | |
1420 | * installed and if it returns 1: | |
1421 | */ | |
1422 | if (apic->multi_timer_check && | |
6f50d45f | 1423 | apic->multi_timer_check(ioapic_idx, irq)) |
b9c61b70 | 1424 | continue; |
36062448 | 1425 | |
6f50d45f | 1426 | set_io_apic_irq_attr(&attr, ioapic_idx, pin, irq_trigger(idx), |
2d57e37d | 1427 | irq_polarity(idx)); |
fbc6bff0 | 1428 | |
2d57e37d | 1429 | io_apic_setup_irq_pin(irq, node, &attr); |
1da177e4 | 1430 | } |
1da177e4 LT |
1431 | } |
1432 | ||
ed972ccf TG |
1433 | static void __init setup_IO_APIC_irqs(void) |
1434 | { | |
6f50d45f | 1435 | unsigned int ioapic_idx; |
ed972ccf TG |
1436 | |
1437 | apic_printk(APIC_VERBOSE, KERN_DEBUG "init IO_APIC IRQs\n"); | |
1438 | ||
6f50d45f YL |
1439 | for (ioapic_idx = 0; ioapic_idx < nr_ioapics; ioapic_idx++) |
1440 | __io_apic_setup_irqs(ioapic_idx); | |
ed972ccf TG |
1441 | } |
1442 | ||
18dce6ba YL |
1443 | /* |
1444 | * for the gsit that is not in first ioapic | |
1445 | * but could not use acpi_register_gsi() | |
1446 | * like some special sci in IBM x3330 | |
1447 | */ | |
1448 | void setup_IO_APIC_irq_extra(u32 gsi) | |
1449 | { | |
6f50d45f | 1450 | int ioapic_idx = 0, pin, idx, irq, node = cpu_to_node(0); |
da1ad9d7 | 1451 | struct io_apic_irq_attr attr; |
18dce6ba YL |
1452 | |
1453 | /* | |
1454 | * Convert 'gsi' to 'ioapic.pin'. | |
1455 | */ | |
6f50d45f YL |
1456 | ioapic_idx = mp_find_ioapic(gsi); |
1457 | if (ioapic_idx < 0) | |
18dce6ba YL |
1458 | return; |
1459 | ||
6f50d45f YL |
1460 | pin = mp_find_ioapic_pin(ioapic_idx, gsi); |
1461 | idx = find_irq_entry(ioapic_idx, pin, mp_INT); | |
18dce6ba YL |
1462 | if (idx == -1) |
1463 | return; | |
1464 | ||
6f50d45f | 1465 | irq = pin_2_irq(idx, ioapic_idx, pin); |
fe6dab4e YL |
1466 | |
1467 | /* Only handle the non legacy irqs on secondary ioapics */ | |
6f50d45f | 1468 | if (ioapic_idx == 0 || irq < NR_IRQS_LEGACY) |
18dce6ba | 1469 | return; |
fe6dab4e | 1470 | |
6f50d45f | 1471 | set_io_apic_irq_attr(&attr, ioapic_idx, pin, irq_trigger(idx), |
da1ad9d7 TG |
1472 | irq_polarity(idx)); |
1473 | ||
710dcda6 | 1474 | io_apic_setup_irq_pin_once(irq, node, &attr); |
18dce6ba YL |
1475 | } |
1476 | ||
1da177e4 | 1477 | /* |
f7633ce5 | 1478 | * Set up the timer pin, possibly with the 8259A-master behind. |
1da177e4 | 1479 | */ |
6f50d45f | 1480 | static void __init setup_timer_IRQ0_pin(unsigned int ioapic_idx, |
49d0c7a0 | 1481 | unsigned int pin, int vector) |
1da177e4 LT |
1482 | { |
1483 | struct IO_APIC_route_entry entry; | |
ff164324 | 1484 | unsigned int dest; |
1da177e4 | 1485 | |
95a02e97 | 1486 | if (irq_remapping_enabled) |
54168ed7 | 1487 | return; |
54168ed7 | 1488 | |
36062448 | 1489 | memset(&entry, 0, sizeof(entry)); |
1da177e4 LT |
1490 | |
1491 | /* | |
1492 | * We use logical delivery to get the timer IRQ | |
1493 | * to the first CPU. | |
1494 | */ | |
a5a39156 AG |
1495 | if (unlikely(apic->cpu_mask_to_apicid_and(apic->target_cpus(), |
1496 | apic->target_cpus(), &dest))) | |
ff164324 AG |
1497 | dest = BAD_APICID; |
1498 | ||
9b5bc8dc | 1499 | entry.dest_mode = apic->irq_dest_mode; |
f72dccac | 1500 | entry.mask = 0; /* don't mask IRQ for edge */ |
ff164324 | 1501 | entry.dest = dest; |
9b5bc8dc | 1502 | entry.delivery_mode = apic->irq_delivery_mode; |
1da177e4 LT |
1503 | entry.polarity = 0; |
1504 | entry.trigger = 0; | |
1505 | entry.vector = vector; | |
1506 | ||
1507 | /* | |
1508 | * The timer IRQ doesn't have to know that behind the | |
f7633ce5 | 1509 | * scene we may have a 8259A-master in AEOI mode ... |
1da177e4 | 1510 | */ |
2c778651 TG |
1511 | irq_set_chip_and_handler_name(0, &ioapic_chip, handle_edge_irq, |
1512 | "edge"); | |
1da177e4 LT |
1513 | |
1514 | /* | |
1515 | * Add it to the IO-APIC irq-routing table: | |
1516 | */ | |
6f50d45f | 1517 | ioapic_write_entry(ioapic_idx, pin, entry); |
1da177e4 LT |
1518 | } |
1519 | ||
6f50d45f | 1520 | __apicdebuginit(void) print_IO_APIC(int ioapic_idx) |
1da177e4 | 1521 | { |
cda417dd | 1522 | int i; |
1da177e4 LT |
1523 | union IO_APIC_reg_00 reg_00; |
1524 | union IO_APIC_reg_01 reg_01; | |
1525 | union IO_APIC_reg_02 reg_02; | |
1526 | union IO_APIC_reg_03 reg_03; | |
1527 | unsigned long flags; | |
1da177e4 | 1528 | |
dade7716 | 1529 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
6f50d45f YL |
1530 | reg_00.raw = io_apic_read(ioapic_idx, 0); |
1531 | reg_01.raw = io_apic_read(ioapic_idx, 1); | |
1da177e4 | 1532 | if (reg_01.bits.version >= 0x10) |
6f50d45f | 1533 | reg_02.raw = io_apic_read(ioapic_idx, 2); |
d6c88a50 | 1534 | if (reg_01.bits.version >= 0x20) |
6f50d45f | 1535 | reg_03.raw = io_apic_read(ioapic_idx, 3); |
dade7716 | 1536 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
1da177e4 | 1537 | |
6f50d45f | 1538 | printk(KERN_DEBUG "IO APIC #%d......\n", mpc_ioapic_id(ioapic_idx)); |
1da177e4 LT |
1539 | printk(KERN_DEBUG ".... register #00: %08X\n", reg_00.raw); |
1540 | printk(KERN_DEBUG "....... : physical APIC id: %02X\n", reg_00.bits.ID); | |
1541 | printk(KERN_DEBUG "....... : Delivery Type: %X\n", reg_00.bits.delivery_type); | |
1542 | printk(KERN_DEBUG "....... : LTS : %X\n", reg_00.bits.LTS); | |
1da177e4 | 1543 | |
54168ed7 | 1544 | printk(KERN_DEBUG ".... register #01: %08X\n", *(int *)®_01); |
bd6a46e0 NC |
1545 | printk(KERN_DEBUG "....... : max redirection entries: %02X\n", |
1546 | reg_01.bits.entries); | |
1da177e4 LT |
1547 | |
1548 | printk(KERN_DEBUG "....... : PRQ implemented: %X\n", reg_01.bits.PRQ); | |
bd6a46e0 NC |
1549 | printk(KERN_DEBUG "....... : IO APIC version: %02X\n", |
1550 | reg_01.bits.version); | |
1da177e4 LT |
1551 | |
1552 | /* | |
1553 | * Some Intel chipsets with IO APIC VERSION of 0x1? don't have reg_02, | |
1554 | * but the value of reg_02 is read as the previous read register | |
1555 | * value, so ignore it if reg_02 == reg_01. | |
1556 | */ | |
1557 | if (reg_01.bits.version >= 0x10 && reg_02.raw != reg_01.raw) { | |
1558 | printk(KERN_DEBUG ".... register #02: %08X\n", reg_02.raw); | |
1559 | printk(KERN_DEBUG "....... : arbitration: %02X\n", reg_02.bits.arbitration); | |
1da177e4 LT |
1560 | } |
1561 | ||
1562 | /* | |
1563 | * Some Intel chipsets with IO APIC VERSION of 0x2? don't have reg_02 | |
1564 | * or reg_03, but the value of reg_0[23] is read as the previous read | |
1565 | * register value, so ignore it if reg_03 == reg_0[12]. | |
1566 | */ | |
1567 | if (reg_01.bits.version >= 0x20 && reg_03.raw != reg_02.raw && | |
1568 | reg_03.raw != reg_01.raw) { | |
1569 | printk(KERN_DEBUG ".... register #03: %08X\n", reg_03.raw); | |
1570 | printk(KERN_DEBUG "....... : Boot DT : %X\n", reg_03.bits.boot_DT); | |
1da177e4 LT |
1571 | } |
1572 | ||
1573 | printk(KERN_DEBUG ".... IRQ redirection table:\n"); | |
1574 | ||
95a02e97 | 1575 | if (irq_remapping_enabled) { |
42f0efc5 NC |
1576 | printk(KERN_DEBUG " NR Indx Fmt Mask Trig IRR" |
1577 | " Pol Stat Indx2 Zero Vect:\n"); | |
1578 | } else { | |
1579 | printk(KERN_DEBUG " NR Dst Mask Trig IRR Pol" | |
1580 | " Stat Dmod Deli Vect:\n"); | |
1581 | } | |
1da177e4 LT |
1582 | |
1583 | for (i = 0; i <= reg_01.bits.entries; i++) { | |
95a02e97 | 1584 | if (irq_remapping_enabled) { |
42f0efc5 NC |
1585 | struct IO_APIC_route_entry entry; |
1586 | struct IR_IO_APIC_route_entry *ir_entry; | |
1587 | ||
6f50d45f | 1588 | entry = ioapic_read_entry(ioapic_idx, i); |
42f0efc5 NC |
1589 | ir_entry = (struct IR_IO_APIC_route_entry *) &entry; |
1590 | printk(KERN_DEBUG " %02x %04X ", | |
1591 | i, | |
1592 | ir_entry->index | |
1593 | ); | |
c767a54b | 1594 | pr_cont("%1d %1d %1d %1d %1d " |
42f0efc5 NC |
1595 | "%1d %1d %X %02X\n", |
1596 | ir_entry->format, | |
1597 | ir_entry->mask, | |
1598 | ir_entry->trigger, | |
1599 | ir_entry->irr, | |
1600 | ir_entry->polarity, | |
1601 | ir_entry->delivery_status, | |
1602 | ir_entry->index2, | |
1603 | ir_entry->zero, | |
1604 | ir_entry->vector | |
1605 | ); | |
1606 | } else { | |
1607 | struct IO_APIC_route_entry entry; | |
1608 | ||
6f50d45f | 1609 | entry = ioapic_read_entry(ioapic_idx, i); |
42f0efc5 NC |
1610 | printk(KERN_DEBUG " %02x %02X ", |
1611 | i, | |
1612 | entry.dest | |
1613 | ); | |
c767a54b | 1614 | pr_cont("%1d %1d %1d %1d %1d " |
42f0efc5 NC |
1615 | "%1d %1d %02X\n", |
1616 | entry.mask, | |
1617 | entry.trigger, | |
1618 | entry.irr, | |
1619 | entry.polarity, | |
1620 | entry.delivery_status, | |
1621 | entry.dest_mode, | |
1622 | entry.delivery_mode, | |
1623 | entry.vector | |
1624 | ); | |
1625 | } | |
1da177e4 | 1626 | } |
cda417dd YL |
1627 | } |
1628 | ||
1629 | __apicdebuginit(void) print_IO_APICs(void) | |
1630 | { | |
6f50d45f | 1631 | int ioapic_idx; |
cda417dd YL |
1632 | struct irq_cfg *cfg; |
1633 | unsigned int irq; | |
6fd36ba0 | 1634 | struct irq_chip *chip; |
cda417dd YL |
1635 | |
1636 | printk(KERN_DEBUG "number of MP IRQ sources: %d.\n", mp_irq_entries); | |
6f50d45f | 1637 | for (ioapic_idx = 0; ioapic_idx < nr_ioapics; ioapic_idx++) |
cda417dd | 1638 | printk(KERN_DEBUG "number of IO-APIC #%d registers: %d.\n", |
6f50d45f YL |
1639 | mpc_ioapic_id(ioapic_idx), |
1640 | ioapics[ioapic_idx].nr_registers); | |
cda417dd YL |
1641 | |
1642 | /* | |
1643 | * We are a bit conservative about what we expect. We have to | |
1644 | * know about every hardware change ASAP. | |
1645 | */ | |
1646 | printk(KERN_INFO "testing the IO APIC.......................\n"); | |
1647 | ||
6f50d45f YL |
1648 | for (ioapic_idx = 0; ioapic_idx < nr_ioapics; ioapic_idx++) |
1649 | print_IO_APIC(ioapic_idx); | |
42f0efc5 | 1650 | |
1da177e4 | 1651 | printk(KERN_DEBUG "IRQ to pin mappings:\n"); |
ad9f4334 | 1652 | for_each_active_irq(irq) { |
0b8f1efa YL |
1653 | struct irq_pin_list *entry; |
1654 | ||
6fd36ba0 MN |
1655 | chip = irq_get_chip(irq); |
1656 | if (chip != &ioapic_chip) | |
1657 | continue; | |
1658 | ||
2c778651 | 1659 | cfg = irq_get_chip_data(irq); |
05e40760 DK |
1660 | if (!cfg) |
1661 | continue; | |
0b8f1efa | 1662 | entry = cfg->irq_2_pin; |
0f978f45 | 1663 | if (!entry) |
1da177e4 | 1664 | continue; |
8f09cd20 | 1665 | printk(KERN_DEBUG "IRQ%d ", irq); |
2977fb3f | 1666 | for_each_irq_pin(entry, cfg->irq_2_pin) |
c767a54b JP |
1667 | pr_cont("-> %d:%d", entry->apic, entry->pin); |
1668 | pr_cont("\n"); | |
1da177e4 LT |
1669 | } |
1670 | ||
1671 | printk(KERN_INFO ".................................... done.\n"); | |
1da177e4 LT |
1672 | } |
1673 | ||
251e1e44 | 1674 | __apicdebuginit(void) print_APIC_field(int base) |
1da177e4 | 1675 | { |
251e1e44 | 1676 | int i; |
1da177e4 | 1677 | |
251e1e44 IM |
1678 | printk(KERN_DEBUG); |
1679 | ||
1680 | for (i = 0; i < 8; i++) | |
c767a54b | 1681 | pr_cont("%08x", apic_read(base + i*0x10)); |
251e1e44 | 1682 | |
c767a54b | 1683 | pr_cont("\n"); |
1da177e4 LT |
1684 | } |
1685 | ||
32f71aff | 1686 | __apicdebuginit(void) print_local_APIC(void *dummy) |
1da177e4 | 1687 | { |
97a52714 | 1688 | unsigned int i, v, ver, maxlvt; |
7ab6af7a | 1689 | u64 icr; |
1da177e4 | 1690 | |
251e1e44 | 1691 | printk(KERN_DEBUG "printing local APIC contents on CPU#%d/%d:\n", |
1da177e4 | 1692 | smp_processor_id(), hard_smp_processor_id()); |
66823114 | 1693 | v = apic_read(APIC_ID); |
54168ed7 | 1694 | printk(KERN_INFO "... APIC ID: %08x (%01x)\n", v, read_apic_id()); |
1da177e4 LT |
1695 | v = apic_read(APIC_LVR); |
1696 | printk(KERN_INFO "... APIC VERSION: %08x\n", v); | |
1697 | ver = GET_APIC_VERSION(v); | |
e05d723f | 1698 | maxlvt = lapic_get_maxlvt(); |
1da177e4 LT |
1699 | |
1700 | v = apic_read(APIC_TASKPRI); | |
1701 | printk(KERN_DEBUG "... APIC TASKPRI: %08x (%02x)\n", v, v & APIC_TPRI_MASK); | |
1702 | ||
54168ed7 | 1703 | if (APIC_INTEGRATED(ver)) { /* !82489DX */ |
a11b5abe YL |
1704 | if (!APIC_XAPIC(ver)) { |
1705 | v = apic_read(APIC_ARBPRI); | |
1706 | printk(KERN_DEBUG "... APIC ARBPRI: %08x (%02x)\n", v, | |
1707 | v & APIC_ARBPRI_MASK); | |
1708 | } | |
1da177e4 LT |
1709 | v = apic_read(APIC_PROCPRI); |
1710 | printk(KERN_DEBUG "... APIC PROCPRI: %08x\n", v); | |
1711 | } | |
1712 | ||
a11b5abe YL |
1713 | /* |
1714 | * Remote read supported only in the 82489DX and local APIC for | |
1715 | * Pentium processors. | |
1716 | */ | |
1717 | if (!APIC_INTEGRATED(ver) || maxlvt == 3) { | |
1718 | v = apic_read(APIC_RRR); | |
1719 | printk(KERN_DEBUG "... APIC RRR: %08x\n", v); | |
1720 | } | |
1721 | ||
1da177e4 LT |
1722 | v = apic_read(APIC_LDR); |
1723 | printk(KERN_DEBUG "... APIC LDR: %08x\n", v); | |
a11b5abe YL |
1724 | if (!x2apic_enabled()) { |
1725 | v = apic_read(APIC_DFR); | |
1726 | printk(KERN_DEBUG "... APIC DFR: %08x\n", v); | |
1727 | } | |
1da177e4 LT |
1728 | v = apic_read(APIC_SPIV); |
1729 | printk(KERN_DEBUG "... APIC SPIV: %08x\n", v); | |
1730 | ||
1731 | printk(KERN_DEBUG "... APIC ISR field:\n"); | |
251e1e44 | 1732 | print_APIC_field(APIC_ISR); |
1da177e4 | 1733 | printk(KERN_DEBUG "... APIC TMR field:\n"); |
251e1e44 | 1734 | print_APIC_field(APIC_TMR); |
1da177e4 | 1735 | printk(KERN_DEBUG "... APIC IRR field:\n"); |
251e1e44 | 1736 | print_APIC_field(APIC_IRR); |
1da177e4 | 1737 | |
54168ed7 IM |
1738 | if (APIC_INTEGRATED(ver)) { /* !82489DX */ |
1739 | if (maxlvt > 3) /* Due to the Pentium erratum 3AP. */ | |
1da177e4 | 1740 | apic_write(APIC_ESR, 0); |
54168ed7 | 1741 | |
1da177e4 LT |
1742 | v = apic_read(APIC_ESR); |
1743 | printk(KERN_DEBUG "... APIC ESR: %08x\n", v); | |
1744 | } | |
1745 | ||
7ab6af7a | 1746 | icr = apic_icr_read(); |
0c425cec IM |
1747 | printk(KERN_DEBUG "... APIC ICR: %08x\n", (u32)icr); |
1748 | printk(KERN_DEBUG "... APIC ICR2: %08x\n", (u32)(icr >> 32)); | |
1da177e4 LT |
1749 | |
1750 | v = apic_read(APIC_LVTT); | |
1751 | printk(KERN_DEBUG "... APIC LVTT: %08x\n", v); | |
1752 | ||
1753 | if (maxlvt > 3) { /* PC is LVT#4. */ | |
1754 | v = apic_read(APIC_LVTPC); | |
1755 | printk(KERN_DEBUG "... APIC LVTPC: %08x\n", v); | |
1756 | } | |
1757 | v = apic_read(APIC_LVT0); | |
1758 | printk(KERN_DEBUG "... APIC LVT0: %08x\n", v); | |
1759 | v = apic_read(APIC_LVT1); | |
1760 | printk(KERN_DEBUG "... APIC LVT1: %08x\n", v); | |
1761 | ||
1762 | if (maxlvt > 2) { /* ERR is LVT#3. */ | |
1763 | v = apic_read(APIC_LVTERR); | |
1764 | printk(KERN_DEBUG "... APIC LVTERR: %08x\n", v); | |
1765 | } | |
1766 | ||
1767 | v = apic_read(APIC_TMICT); | |
1768 | printk(KERN_DEBUG "... APIC TMICT: %08x\n", v); | |
1769 | v = apic_read(APIC_TMCCT); | |
1770 | printk(KERN_DEBUG "... APIC TMCCT: %08x\n", v); | |
1771 | v = apic_read(APIC_TDCR); | |
1772 | printk(KERN_DEBUG "... APIC TDCR: %08x\n", v); | |
97a52714 AH |
1773 | |
1774 | if (boot_cpu_has(X86_FEATURE_EXTAPIC)) { | |
1775 | v = apic_read(APIC_EFEAT); | |
1776 | maxlvt = (v >> 16) & 0xff; | |
1777 | printk(KERN_DEBUG "... APIC EFEAT: %08x\n", v); | |
1778 | v = apic_read(APIC_ECTRL); | |
1779 | printk(KERN_DEBUG "... APIC ECTRL: %08x\n", v); | |
1780 | for (i = 0; i < maxlvt; i++) { | |
1781 | v = apic_read(APIC_EILVTn(i)); | |
1782 | printk(KERN_DEBUG "... APIC EILVT%d: %08x\n", i, v); | |
1783 | } | |
1784 | } | |
c767a54b | 1785 | pr_cont("\n"); |
1da177e4 LT |
1786 | } |
1787 | ||
2626eb2b | 1788 | __apicdebuginit(void) print_local_APICs(int maxcpu) |
1da177e4 | 1789 | { |
ffd5aae7 YL |
1790 | int cpu; |
1791 | ||
2626eb2b CG |
1792 | if (!maxcpu) |
1793 | return; | |
1794 | ||
ffd5aae7 | 1795 | preempt_disable(); |
2626eb2b CG |
1796 | for_each_online_cpu(cpu) { |
1797 | if (cpu >= maxcpu) | |
1798 | break; | |
ffd5aae7 | 1799 | smp_call_function_single(cpu, print_local_APIC, NULL, 1); |
2626eb2b | 1800 | } |
ffd5aae7 | 1801 | preempt_enable(); |
1da177e4 LT |
1802 | } |
1803 | ||
32f71aff | 1804 | __apicdebuginit(void) print_PIC(void) |
1da177e4 | 1805 | { |
1da177e4 LT |
1806 | unsigned int v; |
1807 | unsigned long flags; | |
1808 | ||
b81bb373 | 1809 | if (!legacy_pic->nr_legacy_irqs) |
1da177e4 LT |
1810 | return; |
1811 | ||
1812 | printk(KERN_DEBUG "\nprinting PIC contents\n"); | |
1813 | ||
5619c280 | 1814 | raw_spin_lock_irqsave(&i8259A_lock, flags); |
1da177e4 LT |
1815 | |
1816 | v = inb(0xa1) << 8 | inb(0x21); | |
1817 | printk(KERN_DEBUG "... PIC IMR: %04x\n", v); | |
1818 | ||
1819 | v = inb(0xa0) << 8 | inb(0x20); | |
1820 | printk(KERN_DEBUG "... PIC IRR: %04x\n", v); | |
1821 | ||
54168ed7 IM |
1822 | outb(0x0b,0xa0); |
1823 | outb(0x0b,0x20); | |
1da177e4 | 1824 | v = inb(0xa0) << 8 | inb(0x20); |
54168ed7 IM |
1825 | outb(0x0a,0xa0); |
1826 | outb(0x0a,0x20); | |
1da177e4 | 1827 | |
5619c280 | 1828 | raw_spin_unlock_irqrestore(&i8259A_lock, flags); |
1da177e4 LT |
1829 | |
1830 | printk(KERN_DEBUG "... PIC ISR: %04x\n", v); | |
1831 | ||
1832 | v = inb(0x4d1) << 8 | inb(0x4d0); | |
1833 | printk(KERN_DEBUG "... PIC ELCR: %04x\n", v); | |
1834 | } | |
1835 | ||
2626eb2b CG |
1836 | static int __initdata show_lapic = 1; |
1837 | static __init int setup_show_lapic(char *arg) | |
1838 | { | |
1839 | int num = -1; | |
1840 | ||
1841 | if (strcmp(arg, "all") == 0) { | |
1842 | show_lapic = CONFIG_NR_CPUS; | |
1843 | } else { | |
1844 | get_option(&arg, &num); | |
1845 | if (num >= 0) | |
1846 | show_lapic = num; | |
1847 | } | |
1848 | ||
1849 | return 1; | |
1850 | } | |
1851 | __setup("show_lapic=", setup_show_lapic); | |
1852 | ||
1853 | __apicdebuginit(int) print_ICs(void) | |
32f71aff | 1854 | { |
2626eb2b CG |
1855 | if (apic_verbosity == APIC_QUIET) |
1856 | return 0; | |
1857 | ||
32f71aff | 1858 | print_PIC(); |
4797f6b0 YL |
1859 | |
1860 | /* don't print out if apic is not there */ | |
8312136f | 1861 | if (!cpu_has_apic && !apic_from_smp_config()) |
4797f6b0 YL |
1862 | return 0; |
1863 | ||
2626eb2b | 1864 | print_local_APICs(show_lapic); |
cda417dd | 1865 | print_IO_APICs(); |
32f71aff MR |
1866 | |
1867 | return 0; | |
1868 | } | |
1869 | ||
ded1f6ab | 1870 | late_initcall(print_ICs); |
32f71aff | 1871 | |
1da177e4 | 1872 | |
efa2559f YL |
1873 | /* Where if anywhere is the i8259 connect in external int mode */ |
1874 | static struct { int pin, apic; } ioapic_i8259 = { -1, -1 }; | |
1875 | ||
54168ed7 | 1876 | void __init enable_IO_APIC(void) |
1da177e4 | 1877 | { |
fcfd636a | 1878 | int i8259_apic, i8259_pin; |
54168ed7 | 1879 | int apic; |
bc07844a | 1880 | |
b81bb373 | 1881 | if (!legacy_pic->nr_legacy_irqs) |
bc07844a TG |
1882 | return; |
1883 | ||
54168ed7 | 1884 | for(apic = 0; apic < nr_ioapics; apic++) { |
fcfd636a EB |
1885 | int pin; |
1886 | /* See if any of the pins is in ExtINT mode */ | |
b69c6c3b | 1887 | for (pin = 0; pin < ioapics[apic].nr_registers; pin++) { |
fcfd636a | 1888 | struct IO_APIC_route_entry entry; |
cf4c6a2f | 1889 | entry = ioapic_read_entry(apic, pin); |
fcfd636a | 1890 | |
fcfd636a EB |
1891 | /* If the interrupt line is enabled and in ExtInt mode |
1892 | * I have found the pin where the i8259 is connected. | |
1893 | */ | |
1894 | if ((entry.mask == 0) && (entry.delivery_mode == dest_ExtINT)) { | |
1895 | ioapic_i8259.apic = apic; | |
1896 | ioapic_i8259.pin = pin; | |
1897 | goto found_i8259; | |
1898 | } | |
1899 | } | |
1900 | } | |
1901 | found_i8259: | |
1902 | /* Look to see what if the MP table has reported the ExtINT */ | |
1903 | /* If we could not find the appropriate pin by looking at the ioapic | |
1904 | * the i8259 probably is not connected the ioapic but give the | |
1905 | * mptable a chance anyway. | |
1906 | */ | |
1907 | i8259_pin = find_isa_irq_pin(0, mp_ExtINT); | |
1908 | i8259_apic = find_isa_irq_apic(0, mp_ExtINT); | |
1909 | /* Trust the MP table if nothing is setup in the hardware */ | |
1910 | if ((ioapic_i8259.pin == -1) && (i8259_pin >= 0)) { | |
1911 | printk(KERN_WARNING "ExtINT not setup in hardware but reported by MP table\n"); | |
1912 | ioapic_i8259.pin = i8259_pin; | |
1913 | ioapic_i8259.apic = i8259_apic; | |
1914 | } | |
1915 | /* Complain if the MP table and the hardware disagree */ | |
1916 | if (((ioapic_i8259.apic != i8259_apic) || (ioapic_i8259.pin != i8259_pin)) && | |
1917 | (i8259_pin >= 0) && (ioapic_i8259.pin >= 0)) | |
1918 | { | |
1919 | printk(KERN_WARNING "ExtINT in hardware and MP table differ\n"); | |
1da177e4 LT |
1920 | } |
1921 | ||
1922 | /* | |
1923 | * Do not trust the IO-APIC being empty at bootup | |
1924 | */ | |
1925 | clear_IO_APIC(); | |
1926 | } | |
1927 | ||
1928 | /* | |
1929 | * Not an __init, needed by the reboot code | |
1930 | */ | |
1931 | void disable_IO_APIC(void) | |
1932 | { | |
1933 | /* | |
1934 | * Clear the IO-APIC before rebooting: | |
1935 | */ | |
1936 | clear_IO_APIC(); | |
1937 | ||
b81bb373 | 1938 | if (!legacy_pic->nr_legacy_irqs) |
bc07844a TG |
1939 | return; |
1940 | ||
650927ef | 1941 | /* |
0b968d23 | 1942 | * If the i8259 is routed through an IOAPIC |
650927ef | 1943 | * Put that IOAPIC in virtual wire mode |
0b968d23 | 1944 | * so legacy interrupts can be delivered. |
7c6d9f97 SS |
1945 | * |
1946 | * With interrupt-remapping, for now we will use virtual wire A mode, | |
1947 | * as virtual wire B is little complex (need to configure both | |
0d2eb44f | 1948 | * IOAPIC RTE as well as interrupt-remapping table entry). |
7c6d9f97 | 1949 | * As this gets called during crash dump, keep this simple for now. |
650927ef | 1950 | */ |
95a02e97 | 1951 | if (ioapic_i8259.pin != -1 && !irq_remapping_enabled) { |
650927ef | 1952 | struct IO_APIC_route_entry entry; |
650927ef EB |
1953 | |
1954 | memset(&entry, 0, sizeof(entry)); | |
1955 | entry.mask = 0; /* Enabled */ | |
1956 | entry.trigger = 0; /* Edge */ | |
1957 | entry.irr = 0; | |
1958 | entry.polarity = 0; /* High */ | |
1959 | entry.delivery_status = 0; | |
1960 | entry.dest_mode = 0; /* Physical */ | |
fcfd636a | 1961 | entry.delivery_mode = dest_ExtINT; /* ExtInt */ |
650927ef | 1962 | entry.vector = 0; |
54168ed7 | 1963 | entry.dest = read_apic_id(); |
650927ef EB |
1964 | |
1965 | /* | |
1966 | * Add it to the IO-APIC irq-routing table: | |
1967 | */ | |
cf4c6a2f | 1968 | ioapic_write_entry(ioapic_i8259.apic, ioapic_i8259.pin, entry); |
650927ef | 1969 | } |
54168ed7 | 1970 | |
7c6d9f97 SS |
1971 | /* |
1972 | * Use virtual wire A mode when interrupt remapping is enabled. | |
1973 | */ | |
8312136f | 1974 | if (cpu_has_apic || apic_from_smp_config()) |
95a02e97 | 1975 | disconnect_bsp_APIC(!irq_remapping_enabled && |
3f4c3955 | 1976 | ioapic_i8259.pin != -1); |
1da177e4 LT |
1977 | } |
1978 | ||
54168ed7 | 1979 | #ifdef CONFIG_X86_32 |
1da177e4 LT |
1980 | /* |
1981 | * function to set the IO-APIC physical IDs based on the | |
1982 | * values stored in the MPC table. | |
1983 | * | |
1984 | * by Matt Domsch <Matt_Domsch@dell.com> Tue Dec 21 12:25:05 CST 1999 | |
1985 | */ | |
a38c5380 | 1986 | void __init setup_ioapic_ids_from_mpc_nocheck(void) |
1da177e4 LT |
1987 | { |
1988 | union IO_APIC_reg_00 reg_00; | |
1989 | physid_mask_t phys_id_present_map; | |
6f50d45f | 1990 | int ioapic_idx; |
1da177e4 LT |
1991 | int i; |
1992 | unsigned char old_id; | |
1993 | unsigned long flags; | |
1994 | ||
1995 | /* | |
1996 | * This is broken; anything with a real cpu count has to | |
1997 | * circumvent this idiocy regardless. | |
1998 | */ | |
7abc0753 | 1999 | apic->ioapic_phys_id_map(&phys_cpu_present_map, &phys_id_present_map); |
1da177e4 LT |
2000 | |
2001 | /* | |
2002 | * Set the IOAPIC ID to the value stored in the MPC table. | |
2003 | */ | |
6f50d45f | 2004 | for (ioapic_idx = 0; ioapic_idx < nr_ioapics; ioapic_idx++) { |
1da177e4 | 2005 | /* Read the register 0 value */ |
dade7716 | 2006 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
6f50d45f | 2007 | reg_00.raw = io_apic_read(ioapic_idx, 0); |
dade7716 | 2008 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
36062448 | 2009 | |
6f50d45f | 2010 | old_id = mpc_ioapic_id(ioapic_idx); |
1da177e4 | 2011 | |
6f50d45f | 2012 | if (mpc_ioapic_id(ioapic_idx) >= get_physical_broadcast()) { |
1da177e4 | 2013 | printk(KERN_ERR "BIOS bug, IO-APIC#%d ID is %d in the MPC table!...\n", |
6f50d45f | 2014 | ioapic_idx, mpc_ioapic_id(ioapic_idx)); |
1da177e4 LT |
2015 | printk(KERN_ERR "... fixing up to %d. (tell your hw vendor)\n", |
2016 | reg_00.bits.ID); | |
6f50d45f | 2017 | ioapics[ioapic_idx].mp_config.apicid = reg_00.bits.ID; |
1da177e4 LT |
2018 | } |
2019 | ||
1da177e4 LT |
2020 | /* |
2021 | * Sanity check, is the ID really free? Every APIC in a | |
2022 | * system must have a unique ID or we get lots of nice | |
2023 | * 'stuck on smp_invalidate_needed IPI wait' messages. | |
2024 | */ | |
7abc0753 | 2025 | if (apic->check_apicid_used(&phys_id_present_map, |
6f50d45f | 2026 | mpc_ioapic_id(ioapic_idx))) { |
1da177e4 | 2027 | printk(KERN_ERR "BIOS bug, IO-APIC#%d ID %d is already used!...\n", |
6f50d45f | 2028 | ioapic_idx, mpc_ioapic_id(ioapic_idx)); |
1da177e4 LT |
2029 | for (i = 0; i < get_physical_broadcast(); i++) |
2030 | if (!physid_isset(i, phys_id_present_map)) | |
2031 | break; | |
2032 | if (i >= get_physical_broadcast()) | |
2033 | panic("Max APIC ID exceeded!\n"); | |
2034 | printk(KERN_ERR "... fixing up to %d. (tell your hw vendor)\n", | |
2035 | i); | |
2036 | physid_set(i, phys_id_present_map); | |
6f50d45f | 2037 | ioapics[ioapic_idx].mp_config.apicid = i; |
1da177e4 LT |
2038 | } else { |
2039 | physid_mask_t tmp; | |
6f50d45f | 2040 | apic->apicid_to_cpu_present(mpc_ioapic_id(ioapic_idx), |
d5371430 | 2041 | &tmp); |
1da177e4 LT |
2042 | apic_printk(APIC_VERBOSE, "Setting %d in the " |
2043 | "phys_id_present_map\n", | |
6f50d45f | 2044 | mpc_ioapic_id(ioapic_idx)); |
1da177e4 LT |
2045 | physids_or(phys_id_present_map, phys_id_present_map, tmp); |
2046 | } | |
2047 | ||
1da177e4 LT |
2048 | /* |
2049 | * We need to adjust the IRQ routing table | |
2050 | * if the ID changed. | |
2051 | */ | |
6f50d45f | 2052 | if (old_id != mpc_ioapic_id(ioapic_idx)) |
1da177e4 | 2053 | for (i = 0; i < mp_irq_entries; i++) |
c2c21745 JSR |
2054 | if (mp_irqs[i].dstapic == old_id) |
2055 | mp_irqs[i].dstapic | |
6f50d45f | 2056 | = mpc_ioapic_id(ioapic_idx); |
1da177e4 LT |
2057 | |
2058 | /* | |
60d79fd9 YL |
2059 | * Update the ID register according to the right value |
2060 | * from the MPC table if they are different. | |
36062448 | 2061 | */ |
6f50d45f | 2062 | if (mpc_ioapic_id(ioapic_idx) == reg_00.bits.ID) |
60d79fd9 YL |
2063 | continue; |
2064 | ||
1da177e4 LT |
2065 | apic_printk(APIC_VERBOSE, KERN_INFO |
2066 | "...changing IO-APIC physical APIC ID to %d ...", | |
6f50d45f | 2067 | mpc_ioapic_id(ioapic_idx)); |
1da177e4 | 2068 | |
6f50d45f | 2069 | reg_00.bits.ID = mpc_ioapic_id(ioapic_idx); |
dade7716 | 2070 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
6f50d45f | 2071 | io_apic_write(ioapic_idx, 0, reg_00.raw); |
dade7716 | 2072 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
1da177e4 LT |
2073 | |
2074 | /* | |
2075 | * Sanity check | |
2076 | */ | |
dade7716 | 2077 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
6f50d45f | 2078 | reg_00.raw = io_apic_read(ioapic_idx, 0); |
dade7716 | 2079 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
6f50d45f | 2080 | if (reg_00.bits.ID != mpc_ioapic_id(ioapic_idx)) |
c767a54b | 2081 | pr_cont("could not set ID!\n"); |
1da177e4 LT |
2082 | else |
2083 | apic_printk(APIC_VERBOSE, " ok.\n"); | |
2084 | } | |
2085 | } | |
a38c5380 SAS |
2086 | |
2087 | void __init setup_ioapic_ids_from_mpc(void) | |
2088 | { | |
2089 | ||
2090 | if (acpi_ioapic) | |
2091 | return; | |
2092 | /* | |
2093 | * Don't check I/O APIC IDs for xAPIC systems. They have | |
2094 | * no meaning without the serial APIC bus. | |
2095 | */ | |
2096 | if (!(boot_cpu_data.x86_vendor == X86_VENDOR_INTEL) | |
2097 | || APIC_XAPIC(apic_version[boot_cpu_physical_apicid])) | |
2098 | return; | |
2099 | setup_ioapic_ids_from_mpc_nocheck(); | |
2100 | } | |
54168ed7 | 2101 | #endif |
1da177e4 | 2102 | |
7ce0bcfd | 2103 | int no_timer_check __initdata; |
8542b200 ZA |
2104 | |
2105 | static int __init notimercheck(char *s) | |
2106 | { | |
2107 | no_timer_check = 1; | |
2108 | return 1; | |
2109 | } | |
2110 | __setup("no_timer_check", notimercheck); | |
2111 | ||
1da177e4 LT |
2112 | /* |
2113 | * There is a nasty bug in some older SMP boards, their mptable lies | |
2114 | * about the timer IRQ. We do the following to work around the situation: | |
2115 | * | |
2116 | * - timer IRQ defaults to IO-APIC IRQ | |
2117 | * - if this function detects that timer IRQs are defunct, then we fall | |
2118 | * back to ISA timer IRQs | |
2119 | */ | |
f0a7a5c9 | 2120 | static int __init timer_irq_works(void) |
1da177e4 LT |
2121 | { |
2122 | unsigned long t1 = jiffies; | |
4aae0702 | 2123 | unsigned long flags; |
1da177e4 | 2124 | |
8542b200 ZA |
2125 | if (no_timer_check) |
2126 | return 1; | |
2127 | ||
4aae0702 | 2128 | local_save_flags(flags); |
1da177e4 LT |
2129 | local_irq_enable(); |
2130 | /* Let ten ticks pass... */ | |
2131 | mdelay((10 * 1000) / HZ); | |
4aae0702 | 2132 | local_irq_restore(flags); |
1da177e4 LT |
2133 | |
2134 | /* | |
2135 | * Expect a few ticks at least, to be sure some possible | |
2136 | * glue logic does not lock up after one or two first | |
2137 | * ticks in a non-ExtINT mode. Also the local APIC | |
2138 | * might have cached one ExtINT interrupt. Finally, at | |
2139 | * least one tick may be lost due to delays. | |
2140 | */ | |
54168ed7 IM |
2141 | |
2142 | /* jiffies wrap? */ | |
1d16b53e | 2143 | if (time_after(jiffies, t1 + 4)) |
1da177e4 | 2144 | return 1; |
1da177e4 LT |
2145 | return 0; |
2146 | } | |
2147 | ||
2148 | /* | |
2149 | * In the SMP+IOAPIC case it might happen that there are an unspecified | |
2150 | * number of pending IRQ events unhandled. These cases are very rare, | |
2151 | * so we 'resend' these IRQs via IPIs, to the same CPU. It's much | |
2152 | * better to do it this way as thus we do not have to be aware of | |
2153 | * 'pending' interrupts in the IRQ path, except at this point. | |
2154 | */ | |
2155 | /* | |
2156 | * Edge triggered needs to resend any interrupt | |
2157 | * that was delayed but this is now handled in the device | |
2158 | * independent code. | |
2159 | */ | |
2160 | ||
2161 | /* | |
2162 | * Starting up a edge-triggered IO-APIC interrupt is | |
2163 | * nasty - we need to make sure that we get the edge. | |
2164 | * If it is already asserted for some reason, we need | |
2165 | * return 1 to indicate that is was pending. | |
2166 | * | |
2167 | * This is not complete - we should be able to fake | |
2168 | * an edge even if it isn't on the 8259A... | |
2169 | */ | |
54168ed7 | 2170 | |
61a38ce3 | 2171 | static unsigned int startup_ioapic_irq(struct irq_data *data) |
1da177e4 | 2172 | { |
61a38ce3 | 2173 | int was_pending = 0, irq = data->irq; |
1da177e4 LT |
2174 | unsigned long flags; |
2175 | ||
dade7716 | 2176 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
b81bb373 | 2177 | if (irq < legacy_pic->nr_legacy_irqs) { |
4305df94 | 2178 | legacy_pic->mask(irq); |
b81bb373 | 2179 | if (legacy_pic->irq_pending(irq)) |
1da177e4 LT |
2180 | was_pending = 1; |
2181 | } | |
61a38ce3 | 2182 | __unmask_ioapic(data->chip_data); |
dade7716 | 2183 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
1da177e4 LT |
2184 | |
2185 | return was_pending; | |
2186 | } | |
2187 | ||
90297c5f | 2188 | static int ioapic_retrigger_irq(struct irq_data *data) |
1da177e4 | 2189 | { |
90297c5f | 2190 | struct irq_cfg *cfg = data->chip_data; |
54168ed7 IM |
2191 | unsigned long flags; |
2192 | ||
dade7716 | 2193 | raw_spin_lock_irqsave(&vector_lock, flags); |
dac5f412 | 2194 | apic->send_IPI_mask(cpumask_of(cpumask_first(cfg->domain)), cfg->vector); |
dade7716 | 2195 | raw_spin_unlock_irqrestore(&vector_lock, flags); |
c0ad90a3 IM |
2196 | |
2197 | return 1; | |
2198 | } | |
497c9a19 | 2199 | |
54168ed7 IM |
2200 | /* |
2201 | * Level and edge triggered IO-APIC interrupts need different handling, | |
2202 | * so we use two separate IRQ descriptors. Edge triggered IRQs can be | |
2203 | * handled with the level-triggered descriptor, but that one has slightly | |
2204 | * more overhead. Level-triggered interrupts cannot be handled with the | |
2205 | * edge-triggered handler, without risking IRQ storms and other ugly | |
2206 | * races. | |
2207 | */ | |
497c9a19 | 2208 | |
54168ed7 | 2209 | #ifdef CONFIG_SMP |
9338ad6f | 2210 | void send_cleanup_vector(struct irq_cfg *cfg) |
e85abf8f GH |
2211 | { |
2212 | cpumask_var_t cleanup_mask; | |
2213 | ||
2214 | if (unlikely(!alloc_cpumask_var(&cleanup_mask, GFP_ATOMIC))) { | |
2215 | unsigned int i; | |
e85abf8f GH |
2216 | for_each_cpu_and(i, cfg->old_domain, cpu_online_mask) |
2217 | apic->send_IPI_mask(cpumask_of(i), IRQ_MOVE_CLEANUP_VECTOR); | |
2218 | } else { | |
2219 | cpumask_and(cleanup_mask, cfg->old_domain, cpu_online_mask); | |
e85abf8f GH |
2220 | apic->send_IPI_mask(cleanup_mask, IRQ_MOVE_CLEANUP_VECTOR); |
2221 | free_cpumask_var(cleanup_mask); | |
2222 | } | |
2223 | cfg->move_in_progress = 0; | |
2224 | } | |
2225 | ||
54168ed7 IM |
2226 | asmlinkage void smp_irq_move_cleanup_interrupt(void) |
2227 | { | |
2228 | unsigned vector, me; | |
8f2466f4 | 2229 | |
54168ed7 | 2230 | ack_APIC_irq(); |
54168ed7 | 2231 | irq_enter(); |
98ad1cc1 | 2232 | exit_idle(); |
54168ed7 IM |
2233 | |
2234 | me = smp_processor_id(); | |
2235 | for (vector = FIRST_EXTERNAL_VECTOR; vector < NR_VECTORS; vector++) { | |
2236 | unsigned int irq; | |
68a8ca59 | 2237 | unsigned int irr; |
54168ed7 IM |
2238 | struct irq_desc *desc; |
2239 | struct irq_cfg *cfg; | |
0a3aee0d | 2240 | irq = __this_cpu_read(vector_irq[vector]); |
54168ed7 | 2241 | |
0b8f1efa YL |
2242 | if (irq == -1) |
2243 | continue; | |
2244 | ||
54168ed7 IM |
2245 | desc = irq_to_desc(irq); |
2246 | if (!desc) | |
2247 | continue; | |
2248 | ||
2249 | cfg = irq_cfg(irq); | |
239007b8 | 2250 | raw_spin_lock(&desc->lock); |
54168ed7 | 2251 | |
7f41c2e1 SS |
2252 | /* |
2253 | * Check if the irq migration is in progress. If so, we | |
2254 | * haven't received the cleanup request yet for this irq. | |
2255 | */ | |
2256 | if (cfg->move_in_progress) | |
2257 | goto unlock; | |
2258 | ||
22f65d31 | 2259 | if (vector == cfg->vector && cpumask_test_cpu(me, cfg->domain)) |
54168ed7 IM |
2260 | goto unlock; |
2261 | ||
68a8ca59 SS |
2262 | irr = apic_read(APIC_IRR + (vector / 32 * 0x10)); |
2263 | /* | |
2264 | * Check if the vector that needs to be cleanedup is | |
2265 | * registered at the cpu's IRR. If so, then this is not | |
2266 | * the best time to clean it up. Lets clean it up in the | |
2267 | * next attempt by sending another IRQ_MOVE_CLEANUP_VECTOR | |
2268 | * to myself. | |
2269 | */ | |
2270 | if (irr & (1 << (vector % 32))) { | |
2271 | apic->send_IPI_self(IRQ_MOVE_CLEANUP_VECTOR); | |
2272 | goto unlock; | |
2273 | } | |
0a3aee0d | 2274 | __this_cpu_write(vector_irq[vector], -1); |
54168ed7 | 2275 | unlock: |
239007b8 | 2276 | raw_spin_unlock(&desc->lock); |
54168ed7 IM |
2277 | } |
2278 | ||
2279 | irq_exit(); | |
2280 | } | |
2281 | ||
dd5f15e5 | 2282 | static void __irq_complete_move(struct irq_cfg *cfg, unsigned vector) |
54168ed7 | 2283 | { |
a5e74b84 | 2284 | unsigned me; |
54168ed7 | 2285 | |
fcef5911 | 2286 | if (likely(!cfg->move_in_progress)) |
54168ed7 IM |
2287 | return; |
2288 | ||
54168ed7 | 2289 | me = smp_processor_id(); |
10b888d6 | 2290 | |
fcef5911 | 2291 | if (vector == cfg->vector && cpumask_test_cpu(me, cfg->domain)) |
22f65d31 | 2292 | send_cleanup_vector(cfg); |
497c9a19 | 2293 | } |
a5e74b84 | 2294 | |
dd5f15e5 | 2295 | static void irq_complete_move(struct irq_cfg *cfg) |
a5e74b84 | 2296 | { |
dd5f15e5 | 2297 | __irq_complete_move(cfg, ~get_irq_regs()->orig_ax); |
a5e74b84 SS |
2298 | } |
2299 | ||
2300 | void irq_force_complete_move(int irq) | |
2301 | { | |
2c778651 | 2302 | struct irq_cfg *cfg = irq_get_chip_data(irq); |
a5e74b84 | 2303 | |
bbd391a1 PB |
2304 | if (!cfg) |
2305 | return; | |
2306 | ||
dd5f15e5 | 2307 | __irq_complete_move(cfg, cfg->vector); |
a5e74b84 | 2308 | } |
497c9a19 | 2309 | #else |
dd5f15e5 | 2310 | static inline void irq_complete_move(struct irq_cfg *cfg) { } |
497c9a19 | 2311 | #endif |
3145e941 | 2312 | |
7eb9ae07 SS |
2313 | static void __target_IO_APIC_irq(unsigned int irq, unsigned int dest, struct irq_cfg *cfg) |
2314 | { | |
2315 | int apic, pin; | |
2316 | struct irq_pin_list *entry; | |
2317 | u8 vector = cfg->vector; | |
2318 | ||
2319 | for_each_irq_pin(entry, cfg->irq_2_pin) { | |
2320 | unsigned int reg; | |
2321 | ||
2322 | apic = entry->apic; | |
2323 | pin = entry->pin; | |
2324 | /* | |
2325 | * With interrupt-remapping, destination information comes | |
2326 | * from interrupt-remapping table entry. | |
2327 | */ | |
2328 | if (!irq_remapped(cfg)) | |
2329 | io_apic_write(apic, 0x11 + pin*2, dest); | |
2330 | reg = io_apic_read(apic, 0x10 + pin*2); | |
2331 | reg &= ~IO_APIC_REDIR_VECTOR_MASK; | |
2332 | reg |= vector; | |
2333 | io_apic_modify(apic, 0x10 + pin*2, reg); | |
2334 | } | |
2335 | } | |
2336 | ||
2337 | /* | |
2338 | * Either sets data->affinity to a valid value, and returns | |
2339 | * ->cpu_mask_to_apicid of that in dest_id, or returns -1 and | |
2340 | * leaves data->affinity untouched. | |
2341 | */ | |
2342 | int __ioapic_set_affinity(struct irq_data *data, const struct cpumask *mask, | |
2343 | unsigned int *dest_id) | |
2344 | { | |
2345 | struct irq_cfg *cfg = data->chip_data; | |
2346 | unsigned int irq = data->irq; | |
2347 | int err; | |
2348 | ||
2349 | if (!config_enabled(CONFIG_SMP)) | |
2350 | return -1; | |
2351 | ||
2352 | if (!cpumask_intersects(mask, cpu_online_mask)) | |
2353 | return -EINVAL; | |
2354 | ||
2355 | err = assign_irq_vector(irq, cfg, mask); | |
2356 | if (err) | |
2357 | return err; | |
2358 | ||
2359 | err = apic->cpu_mask_to_apicid_and(mask, cfg->domain, dest_id); | |
2360 | if (err) { | |
2361 | if (assign_irq_vector(irq, cfg, data->affinity)) | |
2362 | pr_err("Failed to recover vector for irq %d\n", irq); | |
2363 | return err; | |
2364 | } | |
2365 | ||
2366 | cpumask_copy(data->affinity, mask); | |
2367 | ||
2368 | return 0; | |
2369 | } | |
2370 | ||
2371 | static int | |
2372 | ioapic_set_affinity(struct irq_data *data, const struct cpumask *mask, | |
2373 | bool force) | |
2374 | { | |
2375 | unsigned int dest, irq = data->irq; | |
2376 | unsigned long flags; | |
2377 | int ret; | |
2378 | ||
2379 | if (!config_enabled(CONFIG_SMP)) | |
2380 | return -1; | |
2381 | ||
2382 | raw_spin_lock_irqsave(&ioapic_lock, flags); | |
2383 | ret = __ioapic_set_affinity(data, mask, &dest); | |
2384 | if (!ret) { | |
2385 | /* Only the high 8 bits are valid. */ | |
2386 | dest = SET_APIC_LOGICAL_ID(dest); | |
2387 | __target_IO_APIC_irq(irq, dest, data->chip_data); | |
2388 | ret = IRQ_SET_MASK_OK_NOCOPY; | |
2389 | } | |
2390 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); | |
2391 | return ret; | |
2392 | } | |
2393 | ||
90297c5f | 2394 | static void ack_apic_edge(struct irq_data *data) |
1d025192 | 2395 | { |
90297c5f | 2396 | irq_complete_move(data->chip_data); |
08221110 | 2397 | irq_move_irq(data); |
1d025192 YL |
2398 | ack_APIC_irq(); |
2399 | } | |
2400 | ||
3eb2cce8 | 2401 | atomic_t irq_mis_count; |
3eb2cce8 | 2402 | |
047c8fdb | 2403 | #ifdef CONFIG_GENERIC_PENDING_IRQ |
d1ecad6e MN |
2404 | static bool io_apic_level_ack_pending(struct irq_cfg *cfg) |
2405 | { | |
2406 | struct irq_pin_list *entry; | |
2407 | unsigned long flags; | |
2408 | ||
2409 | raw_spin_lock_irqsave(&ioapic_lock, flags); | |
2410 | for_each_irq_pin(entry, cfg->irq_2_pin) { | |
2411 | unsigned int reg; | |
2412 | int pin; | |
2413 | ||
2414 | pin = entry->pin; | |
2415 | reg = io_apic_read(entry->apic, 0x10 + pin*2); | |
2416 | /* Is the remote IRR bit set? */ | |
2417 | if (reg & IO_APIC_REDIR_REMOTE_IRR) { | |
2418 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); | |
2419 | return true; | |
2420 | } | |
2421 | } | |
2422 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); | |
2423 | ||
2424 | return false; | |
2425 | } | |
2426 | ||
4da7072a AG |
2427 | static inline bool ioapic_irqd_mask(struct irq_data *data, struct irq_cfg *cfg) |
2428 | { | |
54168ed7 | 2429 | /* If we are moving the irq we need to mask it */ |
5451ddc5 | 2430 | if (unlikely(irqd_is_setaffinity_pending(data))) { |
dd5f15e5 | 2431 | mask_ioapic(cfg); |
4da7072a | 2432 | return true; |
54168ed7 | 2433 | } |
4da7072a AG |
2434 | return false; |
2435 | } | |
2436 | ||
2437 | static inline void ioapic_irqd_unmask(struct irq_data *data, | |
2438 | struct irq_cfg *cfg, bool masked) | |
2439 | { | |
2440 | if (unlikely(masked)) { | |
2441 | /* Only migrate the irq if the ack has been received. | |
2442 | * | |
2443 | * On rare occasions the broadcast level triggered ack gets | |
2444 | * delayed going to ioapics, and if we reprogram the | |
2445 | * vector while Remote IRR is still set the irq will never | |
2446 | * fire again. | |
2447 | * | |
2448 | * To prevent this scenario we read the Remote IRR bit | |
2449 | * of the ioapic. This has two effects. | |
2450 | * - On any sane system the read of the ioapic will | |
2451 | * flush writes (and acks) going to the ioapic from | |
2452 | * this cpu. | |
2453 | * - We get to see if the ACK has actually been delivered. | |
2454 | * | |
2455 | * Based on failed experiments of reprogramming the | |
2456 | * ioapic entry from outside of irq context starting | |
2457 | * with masking the ioapic entry and then polling until | |
2458 | * Remote IRR was clear before reprogramming the | |
2459 | * ioapic I don't trust the Remote IRR bit to be | |
2460 | * completey accurate. | |
2461 | * | |
2462 | * However there appears to be no other way to plug | |
2463 | * this race, so if the Remote IRR bit is not | |
2464 | * accurate and is causing problems then it is a hardware bug | |
2465 | * and you can go talk to the chipset vendor about it. | |
2466 | */ | |
2467 | if (!io_apic_level_ack_pending(cfg)) | |
2468 | irq_move_masked_irq(data); | |
2469 | unmask_ioapic(cfg); | |
2470 | } | |
2471 | } | |
2472 | #else | |
2473 | static inline bool ioapic_irqd_mask(struct irq_data *data, struct irq_cfg *cfg) | |
2474 | { | |
2475 | return false; | |
2476 | } | |
2477 | static inline void ioapic_irqd_unmask(struct irq_data *data, | |
2478 | struct irq_cfg *cfg, bool masked) | |
2479 | { | |
2480 | } | |
047c8fdb YL |
2481 | #endif |
2482 | ||
4da7072a AG |
2483 | static void ack_apic_level(struct irq_data *data) |
2484 | { | |
2485 | struct irq_cfg *cfg = data->chip_data; | |
2486 | int i, irq = data->irq; | |
2487 | unsigned long v; | |
2488 | bool masked; | |
2489 | ||
2490 | irq_complete_move(cfg); | |
2491 | masked = ioapic_irqd_mask(data, cfg); | |
2492 | ||
3eb2cce8 | 2493 | /* |
916a0fe7 JF |
2494 | * It appears there is an erratum which affects at least version 0x11 |
2495 | * of I/O APIC (that's the 82093AA and cores integrated into various | |
2496 | * chipsets). Under certain conditions a level-triggered interrupt is | |
2497 | * erroneously delivered as edge-triggered one but the respective IRR | |
2498 | * bit gets set nevertheless. As a result the I/O unit expects an EOI | |
2499 | * message but it will never arrive and further interrupts are blocked | |
2500 | * from the source. The exact reason is so far unknown, but the | |
2501 | * phenomenon was observed when two consecutive interrupt requests | |
2502 | * from a given source get delivered to the same CPU and the source is | |
2503 | * temporarily disabled in between. | |
2504 | * | |
2505 | * A workaround is to simulate an EOI message manually. We achieve it | |
2506 | * by setting the trigger mode to edge and then to level when the edge | |
2507 | * trigger mode gets detected in the TMR of a local APIC for a | |
2508 | * level-triggered interrupt. We mask the source for the time of the | |
2509 | * operation to prevent an edge-triggered interrupt escaping meanwhile. | |
2510 | * The idea is from Manfred Spraul. --macro | |
1c83995b SS |
2511 | * |
2512 | * Also in the case when cpu goes offline, fixup_irqs() will forward | |
2513 | * any unhandled interrupt on the offlined cpu to the new cpu | |
2514 | * destination that is handling the corresponding interrupt. This | |
2515 | * interrupt forwarding is done via IPI's. Hence, in this case also | |
2516 | * level-triggered io-apic interrupt will be seen as an edge | |
2517 | * interrupt in the IRR. And we can't rely on the cpu's EOI | |
2518 | * to be broadcasted to the IO-APIC's which will clear the remoteIRR | |
2519 | * corresponding to the level-triggered interrupt. Hence on IO-APIC's | |
2520 | * supporting EOI register, we do an explicit EOI to clear the | |
2521 | * remote IRR and on IO-APIC's which don't have an EOI register, | |
2522 | * we use the above logic (mask+edge followed by unmask+level) from | |
2523 | * Manfred Spraul to clear the remote IRR. | |
916a0fe7 | 2524 | */ |
3145e941 | 2525 | i = cfg->vector; |
3eb2cce8 | 2526 | v = apic_read(APIC_TMR + ((i & ~0x1f) >> 1)); |
3eb2cce8 | 2527 | |
54168ed7 IM |
2528 | /* |
2529 | * We must acknowledge the irq before we move it or the acknowledge will | |
2530 | * not propagate properly. | |
2531 | */ | |
2532 | ack_APIC_irq(); | |
2533 | ||
1c83995b SS |
2534 | /* |
2535 | * Tail end of clearing remote IRR bit (either by delivering the EOI | |
2536 | * message via io-apic EOI register write or simulating it using | |
2537 | * mask+edge followed by unnask+level logic) manually when the | |
2538 | * level triggered interrupt is seen as the edge triggered interrupt | |
2539 | * at the cpu. | |
2540 | */ | |
ca64c47c MR |
2541 | if (!(v & (1 << (i & 0x1f)))) { |
2542 | atomic_inc(&irq_mis_count); | |
2543 | ||
dd5f15e5 | 2544 | eoi_ioapic_irq(irq, cfg); |
ca64c47c MR |
2545 | } |
2546 | ||
4da7072a | 2547 | ioapic_irqd_unmask(data, cfg, masked); |
3eb2cce8 | 2548 | } |
1d025192 | 2549 | |
d3f13810 | 2550 | #ifdef CONFIG_IRQ_REMAP |
90297c5f | 2551 | static void ir_ack_apic_edge(struct irq_data *data) |
d0b03bd1 | 2552 | { |
5d0ae2db | 2553 | ack_APIC_irq(); |
d0b03bd1 HW |
2554 | } |
2555 | ||
90297c5f | 2556 | static void ir_ack_apic_level(struct irq_data *data) |
d0b03bd1 | 2557 | { |
5d0ae2db | 2558 | ack_APIC_irq(); |
90297c5f | 2559 | eoi_ioapic_irq(data->irq, data->chip_data); |
d0b03bd1 | 2560 | } |
c39d77ff SS |
2561 | |
2562 | static void ir_print_prefix(struct irq_data *data, struct seq_file *p) | |
2563 | { | |
2564 | seq_printf(p, " IR-%s", data->chip->name); | |
2565 | } | |
2566 | ||
2567 | static void irq_remap_modify_chip_defaults(struct irq_chip *chip) | |
2568 | { | |
2569 | chip->irq_print_chip = ir_print_prefix; | |
2570 | chip->irq_ack = ir_ack_apic_edge; | |
2571 | chip->irq_eoi = ir_ack_apic_level; | |
2572 | ||
95a02e97 | 2573 | chip->irq_set_affinity = set_remapped_irq_affinity; |
c39d77ff | 2574 | } |
d3f13810 | 2575 | #endif /* CONFIG_IRQ_REMAP */ |
d0b03bd1 | 2576 | |
f5b9ed7a | 2577 | static struct irq_chip ioapic_chip __read_mostly = { |
f7e909ea TG |
2578 | .name = "IO-APIC", |
2579 | .irq_startup = startup_ioapic_irq, | |
2580 | .irq_mask = mask_ioapic_irq, | |
2581 | .irq_unmask = unmask_ioapic_irq, | |
2582 | .irq_ack = ack_apic_edge, | |
2583 | .irq_eoi = ack_apic_level, | |
f7e909ea | 2584 | .irq_set_affinity = ioapic_set_affinity, |
f7e909ea | 2585 | .irq_retrigger = ioapic_retrigger_irq, |
1da177e4 LT |
2586 | }; |
2587 | ||
1da177e4 LT |
2588 | static inline void init_IO_APIC_traps(void) |
2589 | { | |
da51a821 | 2590 | struct irq_cfg *cfg; |
ad9f4334 | 2591 | unsigned int irq; |
1da177e4 LT |
2592 | |
2593 | /* | |
2594 | * NOTE! The local APIC isn't very good at handling | |
2595 | * multiple interrupts at the same interrupt level. | |
2596 | * As the interrupt level is determined by taking the | |
2597 | * vector number and shifting that right by 4, we | |
2598 | * want to spread these out a bit so that they don't | |
2599 | * all fall in the same interrupt level. | |
2600 | * | |
2601 | * Also, we've got to be careful not to trash gate | |
2602 | * 0x80, because int 0x80 is hm, kind of importantish. ;) | |
2603 | */ | |
ad9f4334 | 2604 | for_each_active_irq(irq) { |
2c778651 | 2605 | cfg = irq_get_chip_data(irq); |
0b8f1efa | 2606 | if (IO_APIC_IRQ(irq) && cfg && !cfg->vector) { |
1da177e4 LT |
2607 | /* |
2608 | * Hmm.. We don't have an entry for this, | |
2609 | * so default to an old-fashioned 8259 | |
2610 | * interrupt if we can.. | |
2611 | */ | |
b81bb373 JP |
2612 | if (irq < legacy_pic->nr_legacy_irqs) |
2613 | legacy_pic->make_irq(irq); | |
0b8f1efa | 2614 | else |
1da177e4 | 2615 | /* Strange. Oh, well.. */ |
2c778651 | 2616 | irq_set_chip(irq, &no_irq_chip); |
1da177e4 LT |
2617 | } |
2618 | } | |
2619 | } | |
2620 | ||
f5b9ed7a IM |
2621 | /* |
2622 | * The local APIC irq-chip implementation: | |
2623 | */ | |
1da177e4 | 2624 | |
90297c5f | 2625 | static void mask_lapic_irq(struct irq_data *data) |
1da177e4 LT |
2626 | { |
2627 | unsigned long v; | |
2628 | ||
2629 | v = apic_read(APIC_LVT0); | |
593f4a78 | 2630 | apic_write(APIC_LVT0, v | APIC_LVT_MASKED); |
1da177e4 LT |
2631 | } |
2632 | ||
90297c5f | 2633 | static void unmask_lapic_irq(struct irq_data *data) |
1da177e4 | 2634 | { |
f5b9ed7a | 2635 | unsigned long v; |
1da177e4 | 2636 | |
f5b9ed7a | 2637 | v = apic_read(APIC_LVT0); |
593f4a78 | 2638 | apic_write(APIC_LVT0, v & ~APIC_LVT_MASKED); |
f5b9ed7a | 2639 | } |
1da177e4 | 2640 | |
90297c5f | 2641 | static void ack_lapic_irq(struct irq_data *data) |
1d025192 YL |
2642 | { |
2643 | ack_APIC_irq(); | |
2644 | } | |
2645 | ||
f5b9ed7a | 2646 | static struct irq_chip lapic_chip __read_mostly = { |
9a1c6192 | 2647 | .name = "local-APIC", |
90297c5f TG |
2648 | .irq_mask = mask_lapic_irq, |
2649 | .irq_unmask = unmask_lapic_irq, | |
2650 | .irq_ack = ack_lapic_irq, | |
1da177e4 LT |
2651 | }; |
2652 | ||
60c69948 | 2653 | static void lapic_register_intr(int irq) |
c88ac1df | 2654 | { |
60c69948 | 2655 | irq_clear_status_flags(irq, IRQ_LEVEL); |
2c778651 | 2656 | irq_set_chip_and_handler_name(irq, &lapic_chip, handle_edge_irq, |
c88ac1df | 2657 | "edge"); |
c88ac1df MR |
2658 | } |
2659 | ||
1da177e4 LT |
2660 | /* |
2661 | * This looks a bit hackish but it's about the only one way of sending | |
2662 | * a few INTA cycles to 8259As and any associated glue logic. ICR does | |
2663 | * not support the ExtINT mode, unfortunately. We need to send these | |
2664 | * cycles as some i82489DX-based boards have glue logic that keeps the | |
2665 | * 8259A interrupt line asserted until INTA. --macro | |
2666 | */ | |
28acf285 | 2667 | static inline void __init unlock_ExtINT_logic(void) |
1da177e4 | 2668 | { |
fcfd636a | 2669 | int apic, pin, i; |
1da177e4 LT |
2670 | struct IO_APIC_route_entry entry0, entry1; |
2671 | unsigned char save_control, save_freq_select; | |
1da177e4 | 2672 | |
fcfd636a | 2673 | pin = find_isa_irq_pin(8, mp_INT); |
956fb531 AB |
2674 | if (pin == -1) { |
2675 | WARN_ON_ONCE(1); | |
2676 | return; | |
2677 | } | |
fcfd636a | 2678 | apic = find_isa_irq_apic(8, mp_INT); |
956fb531 AB |
2679 | if (apic == -1) { |
2680 | WARN_ON_ONCE(1); | |
1da177e4 | 2681 | return; |
956fb531 | 2682 | } |
1da177e4 | 2683 | |
cf4c6a2f | 2684 | entry0 = ioapic_read_entry(apic, pin); |
fcfd636a | 2685 | clear_IO_APIC_pin(apic, pin); |
1da177e4 LT |
2686 | |
2687 | memset(&entry1, 0, sizeof(entry1)); | |
2688 | ||
2689 | entry1.dest_mode = 0; /* physical delivery */ | |
2690 | entry1.mask = 0; /* unmask IRQ now */ | |
d83e94ac | 2691 | entry1.dest = hard_smp_processor_id(); |
1da177e4 LT |
2692 | entry1.delivery_mode = dest_ExtINT; |
2693 | entry1.polarity = entry0.polarity; | |
2694 | entry1.trigger = 0; | |
2695 | entry1.vector = 0; | |
2696 | ||
cf4c6a2f | 2697 | ioapic_write_entry(apic, pin, entry1); |
1da177e4 LT |
2698 | |
2699 | save_control = CMOS_READ(RTC_CONTROL); | |
2700 | save_freq_select = CMOS_READ(RTC_FREQ_SELECT); | |
2701 | CMOS_WRITE((save_freq_select & ~RTC_RATE_SELECT) | 0x6, | |
2702 | RTC_FREQ_SELECT); | |
2703 | CMOS_WRITE(save_control | RTC_PIE, RTC_CONTROL); | |
2704 | ||
2705 | i = 100; | |
2706 | while (i-- > 0) { | |
2707 | mdelay(10); | |
2708 | if ((CMOS_READ(RTC_INTR_FLAGS) & RTC_PF) == RTC_PF) | |
2709 | i -= 10; | |
2710 | } | |
2711 | ||
2712 | CMOS_WRITE(save_control, RTC_CONTROL); | |
2713 | CMOS_WRITE(save_freq_select, RTC_FREQ_SELECT); | |
fcfd636a | 2714 | clear_IO_APIC_pin(apic, pin); |
1da177e4 | 2715 | |
cf4c6a2f | 2716 | ioapic_write_entry(apic, pin, entry0); |
1da177e4 LT |
2717 | } |
2718 | ||
efa2559f | 2719 | static int disable_timer_pin_1 __initdata; |
047c8fdb | 2720 | /* Actually the next is obsolete, but keep it for paranoid reasons -AK */ |
54168ed7 | 2721 | static int __init disable_timer_pin_setup(char *arg) |
efa2559f YL |
2722 | { |
2723 | disable_timer_pin_1 = 1; | |
2724 | return 0; | |
2725 | } | |
54168ed7 | 2726 | early_param("disable_timer_pin_1", disable_timer_pin_setup); |
efa2559f YL |
2727 | |
2728 | int timer_through_8259 __initdata; | |
2729 | ||
1da177e4 LT |
2730 | /* |
2731 | * This code may look a bit paranoid, but it's supposed to cooperate with | |
2732 | * a wide range of boards and BIOS bugs. Fortunately only the timer IRQ | |
2733 | * is so screwy. Thanks to Brian Perkins for testing/hacking this beast | |
2734 | * fanatically on his truly buggy board. | |
54168ed7 IM |
2735 | * |
2736 | * FIXME: really need to revamp this for all platforms. | |
1da177e4 | 2737 | */ |
8542b200 | 2738 | static inline void __init check_timer(void) |
1da177e4 | 2739 | { |
2c778651 | 2740 | struct irq_cfg *cfg = irq_get_chip_data(0); |
f6e9456c | 2741 | int node = cpu_to_node(0); |
fcfd636a | 2742 | int apic1, pin1, apic2, pin2; |
4aae0702 | 2743 | unsigned long flags; |
047c8fdb | 2744 | int no_pin1 = 0; |
4aae0702 IM |
2745 | |
2746 | local_irq_save(flags); | |
d4d25dec | 2747 | |
1da177e4 LT |
2748 | /* |
2749 | * get/set the timer IRQ vector: | |
2750 | */ | |
4305df94 | 2751 | legacy_pic->mask(0); |
fe402e1f | 2752 | assign_irq_vector(0, cfg, apic->target_cpus()); |
1da177e4 LT |
2753 | |
2754 | /* | |
d11d5794 MR |
2755 | * As IRQ0 is to be enabled in the 8259A, the virtual |
2756 | * wire has to be disabled in the local APIC. Also | |
2757 | * timer interrupts need to be acknowledged manually in | |
2758 | * the 8259A for the i82489DX when using the NMI | |
2759 | * watchdog as that APIC treats NMIs as level-triggered. | |
2760 | * The AEOI mode will finish them in the 8259A | |
2761 | * automatically. | |
1da177e4 | 2762 | */ |
593f4a78 | 2763 | apic_write(APIC_LVT0, APIC_LVT_MASKED | APIC_DM_EXTINT); |
b81bb373 | 2764 | legacy_pic->init(1); |
1da177e4 | 2765 | |
fcfd636a EB |
2766 | pin1 = find_isa_irq_pin(0, mp_INT); |
2767 | apic1 = find_isa_irq_apic(0, mp_INT); | |
2768 | pin2 = ioapic_i8259.pin; | |
2769 | apic2 = ioapic_i8259.apic; | |
1da177e4 | 2770 | |
49a66a0b MR |
2771 | apic_printk(APIC_QUIET, KERN_INFO "..TIMER: vector=0x%02X " |
2772 | "apic1=%d pin1=%d apic2=%d pin2=%d\n", | |
497c9a19 | 2773 | cfg->vector, apic1, pin1, apic2, pin2); |
1da177e4 | 2774 | |
691874fa MR |
2775 | /* |
2776 | * Some BIOS writers are clueless and report the ExtINTA | |
2777 | * I/O APIC input from the cascaded 8259A as the timer | |
2778 | * interrupt input. So just in case, if only one pin | |
2779 | * was found above, try it both directly and through the | |
2780 | * 8259A. | |
2781 | */ | |
2782 | if (pin1 == -1) { | |
95a02e97 | 2783 | if (irq_remapping_enabled) |
54168ed7 | 2784 | panic("BIOS bug: timer not connected to IO-APIC"); |
691874fa MR |
2785 | pin1 = pin2; |
2786 | apic1 = apic2; | |
2787 | no_pin1 = 1; | |
2788 | } else if (pin2 == -1) { | |
2789 | pin2 = pin1; | |
2790 | apic2 = apic1; | |
2791 | } | |
2792 | ||
1da177e4 LT |
2793 | if (pin1 != -1) { |
2794 | /* | |
2795 | * Ok, does IRQ0 through the IOAPIC work? | |
2796 | */ | |
691874fa | 2797 | if (no_pin1) { |
85ac16d0 | 2798 | add_pin_to_irq_node(cfg, node, apic1, pin1); |
497c9a19 | 2799 | setup_timer_IRQ0_pin(apic1, pin1, cfg->vector); |
f72dccac | 2800 | } else { |
60c69948 | 2801 | /* for edge trigger, setup_ioapic_irq already |
f72dccac YL |
2802 | * leave it unmasked. |
2803 | * so only need to unmask if it is level-trigger | |
2804 | * do we really have level trigger timer? | |
2805 | */ | |
2806 | int idx; | |
2807 | idx = find_irq_entry(apic1, pin1, mp_INT); | |
2808 | if (idx != -1 && irq_trigger(idx)) | |
dd5f15e5 | 2809 | unmask_ioapic(cfg); |
691874fa | 2810 | } |
1da177e4 | 2811 | if (timer_irq_works()) { |
66759a01 CE |
2812 | if (disable_timer_pin_1 > 0) |
2813 | clear_IO_APIC_pin(0, pin1); | |
4aae0702 | 2814 | goto out; |
1da177e4 | 2815 | } |
95a02e97 | 2816 | if (irq_remapping_enabled) |
54168ed7 | 2817 | panic("timer doesn't work through Interrupt-remapped IO-APIC"); |
f72dccac | 2818 | local_irq_disable(); |
fcfd636a | 2819 | clear_IO_APIC_pin(apic1, pin1); |
691874fa | 2820 | if (!no_pin1) |
49a66a0b MR |
2821 | apic_printk(APIC_QUIET, KERN_ERR "..MP-BIOS bug: " |
2822 | "8254 timer not connected to IO-APIC\n"); | |
1da177e4 | 2823 | |
49a66a0b MR |
2824 | apic_printk(APIC_QUIET, KERN_INFO "...trying to set up timer " |
2825 | "(IRQ0) through the 8259A ...\n"); | |
2826 | apic_printk(APIC_QUIET, KERN_INFO | |
2827 | "..... (found apic %d pin %d) ...\n", apic2, pin2); | |
1da177e4 LT |
2828 | /* |
2829 | * legacy devices should be connected to IO APIC #0 | |
2830 | */ | |
85ac16d0 | 2831 | replace_pin_at_irq_node(cfg, node, apic1, pin1, apic2, pin2); |
497c9a19 | 2832 | setup_timer_IRQ0_pin(apic2, pin2, cfg->vector); |
4305df94 | 2833 | legacy_pic->unmask(0); |
1da177e4 | 2834 | if (timer_irq_works()) { |
49a66a0b | 2835 | apic_printk(APIC_QUIET, KERN_INFO "....... works.\n"); |
35542c5e | 2836 | timer_through_8259 = 1; |
4aae0702 | 2837 | goto out; |
1da177e4 LT |
2838 | } |
2839 | /* | |
2840 | * Cleanup, just in case ... | |
2841 | */ | |
f72dccac | 2842 | local_irq_disable(); |
4305df94 | 2843 | legacy_pic->mask(0); |
fcfd636a | 2844 | clear_IO_APIC_pin(apic2, pin2); |
49a66a0b | 2845 | apic_printk(APIC_QUIET, KERN_INFO "....... failed.\n"); |
1da177e4 | 2846 | } |
1da177e4 | 2847 | |
49a66a0b MR |
2848 | apic_printk(APIC_QUIET, KERN_INFO |
2849 | "...trying to set up timer as Virtual Wire IRQ...\n"); | |
1da177e4 | 2850 | |
60c69948 | 2851 | lapic_register_intr(0); |
497c9a19 | 2852 | apic_write(APIC_LVT0, APIC_DM_FIXED | cfg->vector); /* Fixed mode */ |
4305df94 | 2853 | legacy_pic->unmask(0); |
1da177e4 LT |
2854 | |
2855 | if (timer_irq_works()) { | |
49a66a0b | 2856 | apic_printk(APIC_QUIET, KERN_INFO "..... works.\n"); |
4aae0702 | 2857 | goto out; |
1da177e4 | 2858 | } |
f72dccac | 2859 | local_irq_disable(); |
4305df94 | 2860 | legacy_pic->mask(0); |
497c9a19 | 2861 | apic_write(APIC_LVT0, APIC_LVT_MASKED | APIC_DM_FIXED | cfg->vector); |
49a66a0b | 2862 | apic_printk(APIC_QUIET, KERN_INFO "..... failed.\n"); |
1da177e4 | 2863 | |
49a66a0b MR |
2864 | apic_printk(APIC_QUIET, KERN_INFO |
2865 | "...trying to set up timer as ExtINT IRQ...\n"); | |
1da177e4 | 2866 | |
b81bb373 JP |
2867 | legacy_pic->init(0); |
2868 | legacy_pic->make_irq(0); | |
593f4a78 | 2869 | apic_write(APIC_LVT0, APIC_DM_EXTINT); |
1da177e4 LT |
2870 | |
2871 | unlock_ExtINT_logic(); | |
2872 | ||
2873 | if (timer_irq_works()) { | |
49a66a0b | 2874 | apic_printk(APIC_QUIET, KERN_INFO "..... works.\n"); |
4aae0702 | 2875 | goto out; |
1da177e4 | 2876 | } |
f72dccac | 2877 | local_irq_disable(); |
49a66a0b | 2878 | apic_printk(APIC_QUIET, KERN_INFO "..... failed :(.\n"); |
fb209bd8 YL |
2879 | if (x2apic_preenabled) |
2880 | apic_printk(APIC_QUIET, KERN_INFO | |
2881 | "Perhaps problem with the pre-enabled x2apic mode\n" | |
2882 | "Try booting with x2apic and interrupt-remapping disabled in the bios.\n"); | |
1da177e4 | 2883 | panic("IO-APIC + timer doesn't work! Boot with apic=debug and send a " |
49a66a0b | 2884 | "report. Then try booting with the 'noapic' option.\n"); |
4aae0702 IM |
2885 | out: |
2886 | local_irq_restore(flags); | |
1da177e4 LT |
2887 | } |
2888 | ||
2889 | /* | |
af174783 MR |
2890 | * Traditionally ISA IRQ2 is the cascade IRQ, and is not available |
2891 | * to devices. However there may be an I/O APIC pin available for | |
2892 | * this interrupt regardless. The pin may be left unconnected, but | |
2893 | * typically it will be reused as an ExtINT cascade interrupt for | |
2894 | * the master 8259A. In the MPS case such a pin will normally be | |
2895 | * reported as an ExtINT interrupt in the MP table. With ACPI | |
2896 | * there is no provision for ExtINT interrupts, and in the absence | |
2897 | * of an override it would be treated as an ordinary ISA I/O APIC | |
2898 | * interrupt, that is edge-triggered and unmasked by default. We | |
2899 | * used to do this, but it caused problems on some systems because | |
2900 | * of the NMI watchdog and sometimes IRQ0 of the 8254 timer using | |
2901 | * the same ExtINT cascade interrupt to drive the local APIC of the | |
2902 | * bootstrap processor. Therefore we refrain from routing IRQ2 to | |
2903 | * the I/O APIC in all cases now. No actual device should request | |
2904 | * it anyway. --macro | |
1da177e4 | 2905 | */ |
bc07844a | 2906 | #define PIC_IRQS (1UL << PIC_CASCADE_IR) |
1da177e4 LT |
2907 | |
2908 | void __init setup_IO_APIC(void) | |
2909 | { | |
54168ed7 | 2910 | |
54168ed7 IM |
2911 | /* |
2912 | * calling enable_IO_APIC() is moved to setup_local_APIC for BP | |
2913 | */ | |
b81bb373 | 2914 | io_apic_irqs = legacy_pic->nr_legacy_irqs ? ~PIC_IRQS : ~0UL; |
1da177e4 | 2915 | |
54168ed7 | 2916 | apic_printk(APIC_VERBOSE, "ENABLING IO-APIC IRQs\n"); |
d6c88a50 | 2917 | /* |
54168ed7 IM |
2918 | * Set up IO-APIC IRQ routing. |
2919 | */ | |
de934103 TG |
2920 | x86_init.mpparse.setup_ioapic_ids(); |
2921 | ||
1da177e4 LT |
2922 | sync_Arb_IDs(); |
2923 | setup_IO_APIC_irqs(); | |
2924 | init_IO_APIC_traps(); | |
b81bb373 | 2925 | if (legacy_pic->nr_legacy_irqs) |
bc07844a | 2926 | check_timer(); |
1da177e4 LT |
2927 | } |
2928 | ||
2929 | /* | |
0d2eb44f | 2930 | * Called after all the initialization is done. If we didn't find any |
54168ed7 | 2931 | * APIC bugs then we can allow the modify fast path |
1da177e4 | 2932 | */ |
36062448 | 2933 | |
1da177e4 LT |
2934 | static int __init io_apic_bug_finalize(void) |
2935 | { | |
d6c88a50 TG |
2936 | if (sis_apic_bug == -1) |
2937 | sis_apic_bug = 0; | |
2938 | return 0; | |
1da177e4 LT |
2939 | } |
2940 | ||
2941 | late_initcall(io_apic_bug_finalize); | |
2942 | ||
6f50d45f | 2943 | static void resume_ioapic_id(int ioapic_idx) |
1da177e4 | 2944 | { |
1da177e4 LT |
2945 | unsigned long flags; |
2946 | union IO_APIC_reg_00 reg_00; | |
36062448 | 2947 | |
dade7716 | 2948 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
6f50d45f YL |
2949 | reg_00.raw = io_apic_read(ioapic_idx, 0); |
2950 | if (reg_00.bits.ID != mpc_ioapic_id(ioapic_idx)) { | |
2951 | reg_00.bits.ID = mpc_ioapic_id(ioapic_idx); | |
2952 | io_apic_write(ioapic_idx, 0, reg_00.raw); | |
1da177e4 | 2953 | } |
dade7716 | 2954 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
f3c6ea1b | 2955 | } |
1da177e4 | 2956 | |
f3c6ea1b RW |
2957 | static void ioapic_resume(void) |
2958 | { | |
6f50d45f | 2959 | int ioapic_idx; |
f3c6ea1b | 2960 | |
6f50d45f YL |
2961 | for (ioapic_idx = nr_ioapics - 1; ioapic_idx >= 0; ioapic_idx--) |
2962 | resume_ioapic_id(ioapic_idx); | |
15bac20b SS |
2963 | |
2964 | restore_ioapic_entries(); | |
1da177e4 LT |
2965 | } |
2966 | ||
f3c6ea1b | 2967 | static struct syscore_ops ioapic_syscore_ops = { |
15bac20b | 2968 | .suspend = save_ioapic_entries, |
1da177e4 LT |
2969 | .resume = ioapic_resume, |
2970 | }; | |
2971 | ||
f3c6ea1b | 2972 | static int __init ioapic_init_ops(void) |
1da177e4 | 2973 | { |
f3c6ea1b RW |
2974 | register_syscore_ops(&ioapic_syscore_ops); |
2975 | ||
1da177e4 LT |
2976 | return 0; |
2977 | } | |
2978 | ||
f3c6ea1b | 2979 | device_initcall(ioapic_init_ops); |
1da177e4 | 2980 | |
3fc471ed | 2981 | /* |
95d77884 | 2982 | * Dynamic irq allocate and deallocation |
3fc471ed | 2983 | */ |
fbc6bff0 | 2984 | unsigned int create_irq_nr(unsigned int from, int node) |
3fc471ed | 2985 | { |
fbc6bff0 | 2986 | struct irq_cfg *cfg; |
3fc471ed | 2987 | unsigned long flags; |
fbc6bff0 TG |
2988 | unsigned int ret = 0; |
2989 | int irq; | |
d047f53a | 2990 | |
fbc6bff0 TG |
2991 | if (from < nr_irqs_gsi) |
2992 | from = nr_irqs_gsi; | |
d047f53a | 2993 | |
fbc6bff0 TG |
2994 | irq = alloc_irq_from(from, node); |
2995 | if (irq < 0) | |
2996 | return 0; | |
2997 | cfg = alloc_irq_cfg(irq, node); | |
2998 | if (!cfg) { | |
2999 | free_irq_at(irq, NULL); | |
3000 | return 0; | |
ace80ab7 | 3001 | } |
3fc471ed | 3002 | |
fbc6bff0 TG |
3003 | raw_spin_lock_irqsave(&vector_lock, flags); |
3004 | if (!__assign_irq_vector(irq, cfg, apic->target_cpus())) | |
3005 | ret = irq; | |
3006 | raw_spin_unlock_irqrestore(&vector_lock, flags); | |
3fc471ed | 3007 | |
fbc6bff0 | 3008 | if (ret) { |
2c778651 | 3009 | irq_set_chip_data(irq, cfg); |
fbc6bff0 TG |
3010 | irq_clear_status_flags(irq, IRQ_NOREQUEST); |
3011 | } else { | |
3012 | free_irq_at(irq, cfg); | |
3013 | } | |
3014 | return ret; | |
3fc471ed EB |
3015 | } |
3016 | ||
199751d7 YL |
3017 | int create_irq(void) |
3018 | { | |
f6e9456c | 3019 | int node = cpu_to_node(0); |
be5d5350 | 3020 | unsigned int irq_want; |
54168ed7 IM |
3021 | int irq; |
3022 | ||
be5d5350 | 3023 | irq_want = nr_irqs_gsi; |
d047f53a | 3024 | irq = create_irq_nr(irq_want, node); |
54168ed7 IM |
3025 | |
3026 | if (irq == 0) | |
3027 | irq = -1; | |
3028 | ||
3029 | return irq; | |
199751d7 YL |
3030 | } |
3031 | ||
3fc471ed EB |
3032 | void destroy_irq(unsigned int irq) |
3033 | { | |
2c778651 | 3034 | struct irq_cfg *cfg = irq_get_chip_data(irq); |
3fc471ed | 3035 | unsigned long flags; |
3fc471ed | 3036 | |
fbc6bff0 | 3037 | irq_set_status_flags(irq, IRQ_NOREQUEST|IRQ_NOPROBE); |
3fc471ed | 3038 | |
7b79462a | 3039 | if (irq_remapped(cfg)) |
95a02e97 | 3040 | free_remapped_irq(irq); |
dade7716 | 3041 | raw_spin_lock_irqsave(&vector_lock, flags); |
fbc6bff0 | 3042 | __clear_irq_vector(irq, cfg); |
dade7716 | 3043 | raw_spin_unlock_irqrestore(&vector_lock, flags); |
fbc6bff0 | 3044 | free_irq_at(irq, cfg); |
3fc471ed | 3045 | } |
3fc471ed | 3046 | |
2d3fcc1c | 3047 | /* |
27b46d76 | 3048 | * MSI message composition |
2d3fcc1c EB |
3049 | */ |
3050 | #ifdef CONFIG_PCI_MSI | |
c8bc6f3c SS |
3051 | static int msi_compose_msg(struct pci_dev *pdev, unsigned int irq, |
3052 | struct msi_msg *msg, u8 hpet_id) | |
2d3fcc1c | 3053 | { |
497c9a19 YL |
3054 | struct irq_cfg *cfg; |
3055 | int err; | |
2d3fcc1c EB |
3056 | unsigned dest; |
3057 | ||
f1182638 JB |
3058 | if (disable_apic) |
3059 | return -ENXIO; | |
3060 | ||
3145e941 | 3061 | cfg = irq_cfg(irq); |
fe402e1f | 3062 | err = assign_irq_vector(irq, cfg, apic->target_cpus()); |
497c9a19 YL |
3063 | if (err) |
3064 | return err; | |
2d3fcc1c | 3065 | |
ff164324 AG |
3066 | err = apic->cpu_mask_to_apicid_and(cfg->domain, |
3067 | apic->target_cpus(), &dest); | |
3068 | if (err) | |
3069 | return err; | |
497c9a19 | 3070 | |
1a0e62a4 | 3071 | if (irq_remapped(cfg)) { |
95a02e97 | 3072 | compose_remapped_msi_msg(pdev, irq, dest, msg, hpet_id); |
5e2b930b JR |
3073 | return err; |
3074 | } | |
54168ed7 | 3075 | |
5e2b930b JR |
3076 | if (x2apic_enabled()) |
3077 | msg->address_hi = MSI_ADDR_BASE_HI | | |
3078 | MSI_ADDR_EXT_DEST_ID(dest); | |
3079 | else | |
3080 | msg->address_hi = MSI_ADDR_BASE_HI; | |
f007e99c | 3081 | |
5e2b930b JR |
3082 | msg->address_lo = |
3083 | MSI_ADDR_BASE_LO | | |
3084 | ((apic->irq_dest_mode == 0) ? | |
3085 | MSI_ADDR_DEST_MODE_PHYSICAL: | |
3086 | MSI_ADDR_DEST_MODE_LOGICAL) | | |
3087 | ((apic->irq_delivery_mode != dest_LowestPrio) ? | |
3088 | MSI_ADDR_REDIRECTION_CPU: | |
3089 | MSI_ADDR_REDIRECTION_LOWPRI) | | |
3090 | MSI_ADDR_DEST_ID(dest); | |
3091 | ||
3092 | msg->data = | |
3093 | MSI_DATA_TRIGGER_EDGE | | |
3094 | MSI_DATA_LEVEL_ASSERT | | |
3095 | ((apic->irq_delivery_mode != dest_LowestPrio) ? | |
3096 | MSI_DATA_DELIVERY_FIXED: | |
3097 | MSI_DATA_DELIVERY_LOWPRI) | | |
3098 | MSI_DATA_VECTOR(cfg->vector); | |
54168ed7 | 3099 | |
497c9a19 | 3100 | return err; |
2d3fcc1c EB |
3101 | } |
3102 | ||
5346b2a7 TG |
3103 | static int |
3104 | msi_set_affinity(struct irq_data *data, const struct cpumask *mask, bool force) | |
2d3fcc1c | 3105 | { |
5346b2a7 | 3106 | struct irq_cfg *cfg = data->chip_data; |
3b7d1921 EB |
3107 | struct msi_msg msg; |
3108 | unsigned int dest; | |
3b7d1921 | 3109 | |
5346b2a7 | 3110 | if (__ioapic_set_affinity(data, mask, &dest)) |
d5dedd45 | 3111 | return -1; |
2d3fcc1c | 3112 | |
5346b2a7 | 3113 | __get_cached_msi_msg(data->msi_desc, &msg); |
3b7d1921 EB |
3114 | |
3115 | msg.data &= ~MSI_DATA_VECTOR_MASK; | |
497c9a19 | 3116 | msg.data |= MSI_DATA_VECTOR(cfg->vector); |
3b7d1921 EB |
3117 | msg.address_lo &= ~MSI_ADDR_DEST_ID_MASK; |
3118 | msg.address_lo |= MSI_ADDR_DEST_ID(dest); | |
3119 | ||
5346b2a7 | 3120 | __write_msi_msg(data->msi_desc, &msg); |
d5dedd45 | 3121 | |
f841d792 | 3122 | return IRQ_SET_MASK_OK_NOCOPY; |
2d3fcc1c EB |
3123 | } |
3124 | ||
3b7d1921 EB |
3125 | /* |
3126 | * IRQ Chip for MSI PCI/PCI-X/PCI-Express Devices, | |
3127 | * which implement the MSI or MSI-X Capability Structure. | |
3128 | */ | |
3129 | static struct irq_chip msi_chip = { | |
5346b2a7 TG |
3130 | .name = "PCI-MSI", |
3131 | .irq_unmask = unmask_msi_irq, | |
3132 | .irq_mask = mask_msi_irq, | |
3133 | .irq_ack = ack_apic_edge, | |
5346b2a7 | 3134 | .irq_set_affinity = msi_set_affinity, |
5346b2a7 | 3135 | .irq_retrigger = ioapic_retrigger_irq, |
2d3fcc1c EB |
3136 | }; |
3137 | ||
3145e941 | 3138 | static int setup_msi_irq(struct pci_dev *dev, struct msi_desc *msidesc, int irq) |
1d025192 | 3139 | { |
c60eaf25 | 3140 | struct irq_chip *chip = &msi_chip; |
1d025192 | 3141 | struct msi_msg msg; |
60c69948 | 3142 | int ret; |
1d025192 | 3143 | |
c8bc6f3c | 3144 | ret = msi_compose_msg(dev, irq, &msg, -1); |
1d025192 YL |
3145 | if (ret < 0) |
3146 | return ret; | |
3147 | ||
2c778651 | 3148 | irq_set_msi_desc(irq, msidesc); |
1d025192 YL |
3149 | write_msi_msg(irq, &msg); |
3150 | ||
2c778651 | 3151 | if (irq_remapped(irq_get_chip_data(irq))) { |
60c69948 | 3152 | irq_set_status_flags(irq, IRQ_MOVE_PCNTXT); |
c39d77ff | 3153 | irq_remap_modify_chip_defaults(chip); |
c60eaf25 TG |
3154 | } |
3155 | ||
3156 | irq_set_chip_and_handler_name(irq, chip, handle_edge_irq, "edge"); | |
1d025192 | 3157 | |
c81bba49 YL |
3158 | dev_printk(KERN_DEBUG, &dev->dev, "irq %d for MSI/MSI-X\n", irq); |
3159 | ||
1d025192 YL |
3160 | return 0; |
3161 | } | |
3162 | ||
294ee6f8 | 3163 | int native_setup_msi_irqs(struct pci_dev *dev, int nvec, int type) |
047c8fdb | 3164 | { |
60c69948 TG |
3165 | int node, ret, sub_handle, index = 0; |
3166 | unsigned int irq, irq_want; | |
0b8f1efa | 3167 | struct msi_desc *msidesc; |
54168ed7 | 3168 | |
1c8d7b0a MW |
3169 | /* x86 doesn't support multiple MSI yet */ |
3170 | if (type == PCI_CAP_ID_MSI && nvec > 1) | |
3171 | return 1; | |
3172 | ||
d047f53a | 3173 | node = dev_to_node(&dev->dev); |
be5d5350 | 3174 | irq_want = nr_irqs_gsi; |
54168ed7 | 3175 | sub_handle = 0; |
0b8f1efa | 3176 | list_for_each_entry(msidesc, &dev->msi_list, list) { |
d047f53a | 3177 | irq = create_irq_nr(irq_want, node); |
54168ed7 IM |
3178 | if (irq == 0) |
3179 | return -1; | |
f1ee5548 | 3180 | irq_want = irq + 1; |
95a02e97 | 3181 | if (!irq_remapping_enabled) |
54168ed7 IM |
3182 | goto no_ir; |
3183 | ||
3184 | if (!sub_handle) { | |
3185 | /* | |
3186 | * allocate the consecutive block of IRTE's | |
3187 | * for 'nvec' | |
3188 | */ | |
95a02e97 | 3189 | index = msi_alloc_remapped_irq(dev, irq, nvec); |
54168ed7 IM |
3190 | if (index < 0) { |
3191 | ret = index; | |
3192 | goto error; | |
3193 | } | |
3194 | } else { | |
95a02e97 SS |
3195 | ret = msi_setup_remapped_irq(dev, irq, index, |
3196 | sub_handle); | |
5e2b930b | 3197 | if (ret < 0) |
54168ed7 | 3198 | goto error; |
54168ed7 IM |
3199 | } |
3200 | no_ir: | |
0b8f1efa | 3201 | ret = setup_msi_irq(dev, msidesc, irq); |
54168ed7 IM |
3202 | if (ret < 0) |
3203 | goto error; | |
3204 | sub_handle++; | |
3205 | } | |
3206 | return 0; | |
047c8fdb YL |
3207 | |
3208 | error: | |
54168ed7 IM |
3209 | destroy_irq(irq); |
3210 | return ret; | |
047c8fdb YL |
3211 | } |
3212 | ||
294ee6f8 | 3213 | void native_teardown_msi_irq(unsigned int irq) |
3b7d1921 | 3214 | { |
f7feaca7 | 3215 | destroy_irq(irq); |
3b7d1921 EB |
3216 | } |
3217 | ||
d3f13810 | 3218 | #ifdef CONFIG_DMAR_TABLE |
fe52b2d2 TG |
3219 | static int |
3220 | dmar_msi_set_affinity(struct irq_data *data, const struct cpumask *mask, | |
3221 | bool force) | |
54168ed7 | 3222 | { |
fe52b2d2 TG |
3223 | struct irq_cfg *cfg = data->chip_data; |
3224 | unsigned int dest, irq = data->irq; | |
54168ed7 | 3225 | struct msi_msg msg; |
54168ed7 | 3226 | |
fe52b2d2 | 3227 | if (__ioapic_set_affinity(data, mask, &dest)) |
d5dedd45 | 3228 | return -1; |
54168ed7 | 3229 | |
54168ed7 IM |
3230 | dmar_msi_read(irq, &msg); |
3231 | ||
3232 | msg.data &= ~MSI_DATA_VECTOR_MASK; | |
3233 | msg.data |= MSI_DATA_VECTOR(cfg->vector); | |
3234 | msg.address_lo &= ~MSI_ADDR_DEST_ID_MASK; | |
3235 | msg.address_lo |= MSI_ADDR_DEST_ID(dest); | |
086e8ced | 3236 | msg.address_hi = MSI_ADDR_BASE_HI | MSI_ADDR_EXT_DEST_ID(dest); |
54168ed7 IM |
3237 | |
3238 | dmar_msi_write(irq, &msg); | |
d5dedd45 | 3239 | |
f841d792 | 3240 | return IRQ_SET_MASK_OK_NOCOPY; |
54168ed7 | 3241 | } |
3145e941 | 3242 | |
8f7007aa | 3243 | static struct irq_chip dmar_msi_type = { |
fe52b2d2 TG |
3244 | .name = "DMAR_MSI", |
3245 | .irq_unmask = dmar_msi_unmask, | |
3246 | .irq_mask = dmar_msi_mask, | |
3247 | .irq_ack = ack_apic_edge, | |
fe52b2d2 | 3248 | .irq_set_affinity = dmar_msi_set_affinity, |
fe52b2d2 | 3249 | .irq_retrigger = ioapic_retrigger_irq, |
54168ed7 IM |
3250 | }; |
3251 | ||
3252 | int arch_setup_dmar_msi(unsigned int irq) | |
3253 | { | |
3254 | int ret; | |
3255 | struct msi_msg msg; | |
2d3fcc1c | 3256 | |
c8bc6f3c | 3257 | ret = msi_compose_msg(NULL, irq, &msg, -1); |
54168ed7 IM |
3258 | if (ret < 0) |
3259 | return ret; | |
3260 | dmar_msi_write(irq, &msg); | |
2c778651 TG |
3261 | irq_set_chip_and_handler_name(irq, &dmar_msi_type, handle_edge_irq, |
3262 | "edge"); | |
54168ed7 IM |
3263 | return 0; |
3264 | } | |
3265 | #endif | |
3266 | ||
58ac1e76 | 3267 | #ifdef CONFIG_HPET_TIMER |
3268 | ||
d0fbca8f TG |
3269 | static int hpet_msi_set_affinity(struct irq_data *data, |
3270 | const struct cpumask *mask, bool force) | |
58ac1e76 | 3271 | { |
d0fbca8f | 3272 | struct irq_cfg *cfg = data->chip_data; |
58ac1e76 | 3273 | struct msi_msg msg; |
3274 | unsigned int dest; | |
58ac1e76 | 3275 | |
0e09ddf2 | 3276 | if (__ioapic_set_affinity(data, mask, &dest)) |
d5dedd45 | 3277 | return -1; |
58ac1e76 | 3278 | |
d0fbca8f | 3279 | hpet_msi_read(data->handler_data, &msg); |
58ac1e76 | 3280 | |
3281 | msg.data &= ~MSI_DATA_VECTOR_MASK; | |
3282 | msg.data |= MSI_DATA_VECTOR(cfg->vector); | |
3283 | msg.address_lo &= ~MSI_ADDR_DEST_ID_MASK; | |
3284 | msg.address_lo |= MSI_ADDR_DEST_ID(dest); | |
3285 | ||
d0fbca8f | 3286 | hpet_msi_write(data->handler_data, &msg); |
d5dedd45 | 3287 | |
f841d792 | 3288 | return IRQ_SET_MASK_OK_NOCOPY; |
58ac1e76 | 3289 | } |
3145e941 | 3290 | |
1cc18521 | 3291 | static struct irq_chip hpet_msi_type = { |
58ac1e76 | 3292 | .name = "HPET_MSI", |
d0fbca8f TG |
3293 | .irq_unmask = hpet_msi_unmask, |
3294 | .irq_mask = hpet_msi_mask, | |
90297c5f | 3295 | .irq_ack = ack_apic_edge, |
d0fbca8f | 3296 | .irq_set_affinity = hpet_msi_set_affinity, |
90297c5f | 3297 | .irq_retrigger = ioapic_retrigger_irq, |
58ac1e76 | 3298 | }; |
3299 | ||
c8bc6f3c | 3300 | int arch_setup_hpet_msi(unsigned int irq, unsigned int id) |
58ac1e76 | 3301 | { |
c60eaf25 | 3302 | struct irq_chip *chip = &hpet_msi_type; |
58ac1e76 | 3303 | struct msi_msg msg; |
d0fbca8f | 3304 | int ret; |
58ac1e76 | 3305 | |
95a02e97 SS |
3306 | if (irq_remapping_enabled) { |
3307 | if (!setup_hpet_msi_remapped(irq, id)) | |
c8bc6f3c SS |
3308 | return -1; |
3309 | } | |
3310 | ||
3311 | ret = msi_compose_msg(NULL, irq, &msg, id); | |
58ac1e76 | 3312 | if (ret < 0) |
3313 | return ret; | |
3314 | ||
2c778651 | 3315 | hpet_msi_write(irq_get_handler_data(irq), &msg); |
60c69948 | 3316 | irq_set_status_flags(irq, IRQ_MOVE_PCNTXT); |
2c778651 | 3317 | if (irq_remapped(irq_get_chip_data(irq))) |
c39d77ff | 3318 | irq_remap_modify_chip_defaults(chip); |
c81bba49 | 3319 | |
c60eaf25 | 3320 | irq_set_chip_and_handler_name(irq, chip, handle_edge_irq, "edge"); |
58ac1e76 | 3321 | return 0; |
3322 | } | |
3323 | #endif | |
3324 | ||
54168ed7 | 3325 | #endif /* CONFIG_PCI_MSI */ |
8b955b0d EB |
3326 | /* |
3327 | * Hypertransport interrupt support | |
3328 | */ | |
3329 | #ifdef CONFIG_HT_IRQ | |
3330 | ||
497c9a19 | 3331 | static void target_ht_irq(unsigned int irq, unsigned int dest, u8 vector) |
8b955b0d | 3332 | { |
ec68307c EB |
3333 | struct ht_irq_msg msg; |
3334 | fetch_ht_irq_msg(irq, &msg); | |
8b955b0d | 3335 | |
497c9a19 | 3336 | msg.address_lo &= ~(HT_IRQ_LOW_VECTOR_MASK | HT_IRQ_LOW_DEST_ID_MASK); |
ec68307c | 3337 | msg.address_hi &= ~(HT_IRQ_HIGH_DEST_ID_MASK); |
8b955b0d | 3338 | |
497c9a19 | 3339 | msg.address_lo |= HT_IRQ_LOW_VECTOR(vector) | HT_IRQ_LOW_DEST_ID(dest); |
ec68307c | 3340 | msg.address_hi |= HT_IRQ_HIGH_DEST_ID(dest); |
8b955b0d | 3341 | |
ec68307c | 3342 | write_ht_irq_msg(irq, &msg); |
8b955b0d EB |
3343 | } |
3344 | ||
be5b7bf7 TG |
3345 | static int |
3346 | ht_set_affinity(struct irq_data *data, const struct cpumask *mask, bool force) | |
8b955b0d | 3347 | { |
be5b7bf7 | 3348 | struct irq_cfg *cfg = data->chip_data; |
8b955b0d | 3349 | unsigned int dest; |
8b955b0d | 3350 | |
be5b7bf7 | 3351 | if (__ioapic_set_affinity(data, mask, &dest)) |
d5dedd45 | 3352 | return -1; |
8b955b0d | 3353 | |
be5b7bf7 | 3354 | target_ht_irq(data->irq, dest, cfg->vector); |
f841d792 | 3355 | return IRQ_SET_MASK_OK_NOCOPY; |
8b955b0d | 3356 | } |
3145e941 | 3357 | |
c37e108d | 3358 | static struct irq_chip ht_irq_chip = { |
be5b7bf7 TG |
3359 | .name = "PCI-HT", |
3360 | .irq_mask = mask_ht_irq, | |
3361 | .irq_unmask = unmask_ht_irq, | |
3362 | .irq_ack = ack_apic_edge, | |
be5b7bf7 | 3363 | .irq_set_affinity = ht_set_affinity, |
be5b7bf7 | 3364 | .irq_retrigger = ioapic_retrigger_irq, |
8b955b0d EB |
3365 | }; |
3366 | ||
3367 | int arch_setup_ht_irq(unsigned int irq, struct pci_dev *dev) | |
3368 | { | |
497c9a19 | 3369 | struct irq_cfg *cfg; |
ff164324 AG |
3370 | struct ht_irq_msg msg; |
3371 | unsigned dest; | |
497c9a19 | 3372 | int err; |
8b955b0d | 3373 | |
f1182638 JB |
3374 | if (disable_apic) |
3375 | return -ENXIO; | |
3376 | ||
3145e941 | 3377 | cfg = irq_cfg(irq); |
fe402e1f | 3378 | err = assign_irq_vector(irq, cfg, apic->target_cpus()); |
ff164324 AG |
3379 | if (err) |
3380 | return err; | |
8b955b0d | 3381 | |
ff164324 AG |
3382 | err = apic->cpu_mask_to_apicid_and(cfg->domain, |
3383 | apic->target_cpus(), &dest); | |
3384 | if (err) | |
3385 | return err; | |
8b955b0d | 3386 | |
ff164324 | 3387 | msg.address_hi = HT_IRQ_HIGH_DEST_ID(dest); |
8b955b0d | 3388 | |
ff164324 AG |
3389 | msg.address_lo = |
3390 | HT_IRQ_LOW_BASE | | |
3391 | HT_IRQ_LOW_DEST_ID(dest) | | |
3392 | HT_IRQ_LOW_VECTOR(cfg->vector) | | |
3393 | ((apic->irq_dest_mode == 0) ? | |
3394 | HT_IRQ_LOW_DM_PHYSICAL : | |
3395 | HT_IRQ_LOW_DM_LOGICAL) | | |
3396 | HT_IRQ_LOW_RQEOI_EDGE | | |
3397 | ((apic->irq_delivery_mode != dest_LowestPrio) ? | |
3398 | HT_IRQ_LOW_MT_FIXED : | |
3399 | HT_IRQ_LOW_MT_ARBITRATED) | | |
3400 | HT_IRQ_LOW_IRQ_MASKED; | |
8b955b0d | 3401 | |
ff164324 | 3402 | write_ht_irq_msg(irq, &msg); |
8b955b0d | 3403 | |
ff164324 AG |
3404 | irq_set_chip_and_handler_name(irq, &ht_irq_chip, |
3405 | handle_edge_irq, "edge"); | |
8b955b0d | 3406 | |
ff164324 | 3407 | dev_printk(KERN_DEBUG, &dev->dev, "irq %d for HT\n", irq); |
c81bba49 | 3408 | |
ff164324 | 3409 | return 0; |
8b955b0d EB |
3410 | } |
3411 | #endif /* CONFIG_HT_IRQ */ | |
3412 | ||
20443598 | 3413 | static int |
ff973d04 TG |
3414 | io_apic_setup_irq_pin(unsigned int irq, int node, struct io_apic_irq_attr *attr) |
3415 | { | |
3416 | struct irq_cfg *cfg = alloc_irq_and_cfg_at(irq, node); | |
3417 | int ret; | |
3418 | ||
3419 | if (!cfg) | |
3420 | return -EINVAL; | |
3421 | ret = __add_pin_to_irq_node(cfg, node, attr->ioapic, attr->ioapic_pin); | |
3422 | if (!ret) | |
e4aff811 | 3423 | setup_ioapic_irq(irq, cfg, attr); |
ff973d04 TG |
3424 | return ret; |
3425 | } | |
3426 | ||
20443598 SAS |
3427 | int io_apic_setup_irq_pin_once(unsigned int irq, int node, |
3428 | struct io_apic_irq_attr *attr) | |
710dcda6 | 3429 | { |
6f50d45f | 3430 | unsigned int ioapic_idx = attr->ioapic, pin = attr->ioapic_pin; |
710dcda6 TG |
3431 | int ret; |
3432 | ||
3433 | /* Avoid redundant programming */ | |
6f50d45f | 3434 | if (test_bit(pin, ioapics[ioapic_idx].pin_programmed)) { |
710dcda6 | 3435 | pr_debug("Pin %d-%d already programmed\n", |
6f50d45f | 3436 | mpc_ioapic_id(ioapic_idx), pin); |
710dcda6 TG |
3437 | return 0; |
3438 | } | |
3439 | ret = io_apic_setup_irq_pin(irq, node, attr); | |
3440 | if (!ret) | |
6f50d45f | 3441 | set_bit(pin, ioapics[ioapic_idx].pin_programmed); |
710dcda6 TG |
3442 | return ret; |
3443 | } | |
3444 | ||
41098ffe | 3445 | static int __init io_apic_get_redir_entries(int ioapic) |
9d6a4d08 YL |
3446 | { |
3447 | union IO_APIC_reg_01 reg_01; | |
3448 | unsigned long flags; | |
3449 | ||
dade7716 | 3450 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
9d6a4d08 | 3451 | reg_01.raw = io_apic_read(ioapic, 1); |
dade7716 | 3452 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
9d6a4d08 | 3453 | |
4b6b19a1 EB |
3454 | /* The register returns the maximum index redir index |
3455 | * supported, which is one less than the total number of redir | |
3456 | * entries. | |
3457 | */ | |
3458 | return reg_01.bits.entries + 1; | |
9d6a4d08 YL |
3459 | } |
3460 | ||
23f9b267 | 3461 | static void __init probe_nr_irqs_gsi(void) |
9d6a4d08 | 3462 | { |
4afc51a8 | 3463 | int nr; |
be5d5350 | 3464 | |
a4384df3 | 3465 | nr = gsi_top + NR_IRQS_LEGACY; |
4afc51a8 | 3466 | if (nr > nr_irqs_gsi) |
be5d5350 | 3467 | nr_irqs_gsi = nr; |
cc6c5006 YL |
3468 | |
3469 | printk(KERN_DEBUG "nr_irqs_gsi: %d\n", nr_irqs_gsi); | |
9d6a4d08 YL |
3470 | } |
3471 | ||
7b586d71 JF |
3472 | int get_nr_irqs_gsi(void) |
3473 | { | |
3474 | return nr_irqs_gsi; | |
3475 | } | |
3476 | ||
4a046d17 YL |
3477 | int __init arch_probe_nr_irqs(void) |
3478 | { | |
3479 | int nr; | |
3480 | ||
f1ee5548 YL |
3481 | if (nr_irqs > (NR_VECTORS * nr_cpu_ids)) |
3482 | nr_irqs = NR_VECTORS * nr_cpu_ids; | |
4a046d17 | 3483 | |
f1ee5548 YL |
3484 | nr = nr_irqs_gsi + 8 * nr_cpu_ids; |
3485 | #if defined(CONFIG_PCI_MSI) || defined(CONFIG_HT_IRQ) | |
3486 | /* | |
3487 | * for MSI and HT dyn irq | |
3488 | */ | |
3489 | nr += nr_irqs_gsi * 16; | |
3490 | #endif | |
3491 | if (nr < nr_irqs) | |
4a046d17 YL |
3492 | nr_irqs = nr; |
3493 | ||
b683de2b | 3494 | return NR_IRQS_LEGACY; |
4a046d17 | 3495 | } |
4a046d17 | 3496 | |
710dcda6 TG |
3497 | int io_apic_set_pci_routing(struct device *dev, int irq, |
3498 | struct io_apic_irq_attr *irq_attr) | |
5ef21837 | 3499 | { |
5ef21837 YL |
3500 | int node; |
3501 | ||
3502 | if (!IO_APIC_IRQ(irq)) { | |
3503 | apic_printk(APIC_QUIET,KERN_ERR "IOAPIC[%d]: Invalid reference to IRQ 0\n", | |
e0799c04 | 3504 | irq_attr->ioapic); |
5ef21837 YL |
3505 | return -EINVAL; |
3506 | } | |
3507 | ||
e0799c04 | 3508 | node = dev ? dev_to_node(dev) : cpu_to_node(0); |
e5198075 | 3509 | |
710dcda6 | 3510 | return io_apic_setup_irq_pin_once(irq, node, irq_attr); |
5ef21837 YL |
3511 | } |
3512 | ||
54168ed7 | 3513 | #ifdef CONFIG_X86_32 |
41098ffe | 3514 | static int __init io_apic_get_unique_id(int ioapic, int apic_id) |
1da177e4 LT |
3515 | { |
3516 | union IO_APIC_reg_00 reg_00; | |
3517 | static physid_mask_t apic_id_map = PHYSID_MASK_NONE; | |
3518 | physid_mask_t tmp; | |
3519 | unsigned long flags; | |
3520 | int i = 0; | |
3521 | ||
3522 | /* | |
36062448 PC |
3523 | * The P4 platform supports up to 256 APIC IDs on two separate APIC |
3524 | * buses (one for LAPICs, one for IOAPICs), where predecessors only | |
1da177e4 | 3525 | * supports up to 16 on one shared APIC bus. |
36062448 | 3526 | * |
1da177e4 LT |
3527 | * TBD: Expand LAPIC/IOAPIC support on P4-class systems to take full |
3528 | * advantage of new APIC bus architecture. | |
3529 | */ | |
3530 | ||
3531 | if (physids_empty(apic_id_map)) | |
7abc0753 | 3532 | apic->ioapic_phys_id_map(&phys_cpu_present_map, &apic_id_map); |
1da177e4 | 3533 | |
dade7716 | 3534 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
1da177e4 | 3535 | reg_00.raw = io_apic_read(ioapic, 0); |
dade7716 | 3536 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
1da177e4 LT |
3537 | |
3538 | if (apic_id >= get_physical_broadcast()) { | |
3539 | printk(KERN_WARNING "IOAPIC[%d]: Invalid apic_id %d, trying " | |
3540 | "%d\n", ioapic, apic_id, reg_00.bits.ID); | |
3541 | apic_id = reg_00.bits.ID; | |
3542 | } | |
3543 | ||
3544 | /* | |
36062448 | 3545 | * Every APIC in a system must have a unique ID or we get lots of nice |
1da177e4 LT |
3546 | * 'stuck on smp_invalidate_needed IPI wait' messages. |
3547 | */ | |
7abc0753 | 3548 | if (apic->check_apicid_used(&apic_id_map, apic_id)) { |
1da177e4 LT |
3549 | |
3550 | for (i = 0; i < get_physical_broadcast(); i++) { | |
7abc0753 | 3551 | if (!apic->check_apicid_used(&apic_id_map, i)) |
1da177e4 LT |
3552 | break; |
3553 | } | |
3554 | ||
3555 | if (i == get_physical_broadcast()) | |
3556 | panic("Max apic_id exceeded!\n"); | |
3557 | ||
3558 | printk(KERN_WARNING "IOAPIC[%d]: apic_id %d already used, " | |
3559 | "trying %d\n", ioapic, apic_id, i); | |
3560 | ||
3561 | apic_id = i; | |
36062448 | 3562 | } |
1da177e4 | 3563 | |
7abc0753 | 3564 | apic->apicid_to_cpu_present(apic_id, &tmp); |
1da177e4 LT |
3565 | physids_or(apic_id_map, apic_id_map, tmp); |
3566 | ||
3567 | if (reg_00.bits.ID != apic_id) { | |
3568 | reg_00.bits.ID = apic_id; | |
3569 | ||
dade7716 | 3570 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
1da177e4 LT |
3571 | io_apic_write(ioapic, 0, reg_00.raw); |
3572 | reg_00.raw = io_apic_read(ioapic, 0); | |
dade7716 | 3573 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
1da177e4 LT |
3574 | |
3575 | /* Sanity check */ | |
6070f9ec | 3576 | if (reg_00.bits.ID != apic_id) { |
c767a54b JP |
3577 | pr_err("IOAPIC[%d]: Unable to change apic_id!\n", |
3578 | ioapic); | |
6070f9ec AD |
3579 | return -1; |
3580 | } | |
1da177e4 LT |
3581 | } |
3582 | ||
3583 | apic_printk(APIC_VERBOSE, KERN_INFO | |
3584 | "IOAPIC[%d]: Assigned apic_id %d\n", ioapic, apic_id); | |
3585 | ||
3586 | return apic_id; | |
3587 | } | |
41098ffe TG |
3588 | |
3589 | static u8 __init io_apic_unique_id(u8 id) | |
3590 | { | |
3591 | if ((boot_cpu_data.x86_vendor == X86_VENDOR_INTEL) && | |
3592 | !APIC_XAPIC(apic_version[boot_cpu_physical_apicid])) | |
3593 | return io_apic_get_unique_id(nr_ioapics, id); | |
3594 | else | |
3595 | return id; | |
3596 | } | |
3597 | #else | |
3598 | static u8 __init io_apic_unique_id(u8 id) | |
3599 | { | |
3600 | int i; | |
3601 | DECLARE_BITMAP(used, 256); | |
3602 | ||
3603 | bitmap_zero(used, 256); | |
3604 | for (i = 0; i < nr_ioapics; i++) { | |
d5371430 | 3605 | __set_bit(mpc_ioapic_id(i), used); |
41098ffe TG |
3606 | } |
3607 | if (!test_bit(id, used)) | |
3608 | return id; | |
3609 | return find_first_zero_bit(used, 256); | |
3610 | } | |
58f892e0 | 3611 | #endif |
1da177e4 | 3612 | |
41098ffe | 3613 | static int __init io_apic_get_version(int ioapic) |
1da177e4 LT |
3614 | { |
3615 | union IO_APIC_reg_01 reg_01; | |
3616 | unsigned long flags; | |
3617 | ||
dade7716 | 3618 | raw_spin_lock_irqsave(&ioapic_lock, flags); |
1da177e4 | 3619 | reg_01.raw = io_apic_read(ioapic, 1); |
dade7716 | 3620 | raw_spin_unlock_irqrestore(&ioapic_lock, flags); |
1da177e4 LT |
3621 | |
3622 | return reg_01.bits.version; | |
3623 | } | |
3624 | ||
9a0a91bb | 3625 | int acpi_get_override_irq(u32 gsi, int *trigger, int *polarity) |
61fd47e0 | 3626 | { |
9a0a91bb | 3627 | int ioapic, pin, idx; |
61fd47e0 SL |
3628 | |
3629 | if (skip_ioapic_setup) | |
3630 | return -1; | |
3631 | ||
9a0a91bb EB |
3632 | ioapic = mp_find_ioapic(gsi); |
3633 | if (ioapic < 0) | |
61fd47e0 SL |
3634 | return -1; |
3635 | ||
9a0a91bb EB |
3636 | pin = mp_find_ioapic_pin(ioapic, gsi); |
3637 | if (pin < 0) | |
3638 | return -1; | |
3639 | ||
3640 | idx = find_irq_entry(ioapic, pin, mp_INT); | |
3641 | if (idx < 0) | |
61fd47e0 SL |
3642 | return -1; |
3643 | ||
9a0a91bb EB |
3644 | *trigger = irq_trigger(idx); |
3645 | *polarity = irq_polarity(idx); | |
61fd47e0 SL |
3646 | return 0; |
3647 | } | |
3648 | ||
497c9a19 YL |
3649 | /* |
3650 | * This function currently is only a helper for the i386 smp boot process where | |
3651 | * we need to reprogram the ioredtbls to cater for the cpus which have come online | |
fe402e1f | 3652 | * so mask in all cases should simply be apic->target_cpus() |
497c9a19 YL |
3653 | */ |
3654 | #ifdef CONFIG_SMP | |
3655 | void __init setup_ioapic_dest(void) | |
3656 | { | |
fad53995 | 3657 | int pin, ioapic, irq, irq_entry; |
22f65d31 | 3658 | const struct cpumask *mask; |
5451ddc5 | 3659 | struct irq_data *idata; |
497c9a19 YL |
3660 | |
3661 | if (skip_ioapic_setup == 1) | |
3662 | return; | |
3663 | ||
fad53995 | 3664 | for (ioapic = 0; ioapic < nr_ioapics; ioapic++) |
b69c6c3b | 3665 | for (pin = 0; pin < ioapics[ioapic].nr_registers; pin++) { |
b9c61b70 YL |
3666 | irq_entry = find_irq_entry(ioapic, pin, mp_INT); |
3667 | if (irq_entry == -1) | |
3668 | continue; | |
3669 | irq = pin_2_irq(irq_entry, ioapic, pin); | |
6c2e9403 | 3670 | |
fad53995 EB |
3671 | if ((ioapic > 0) && (irq > 16)) |
3672 | continue; | |
3673 | ||
5451ddc5 | 3674 | idata = irq_get_irq_data(irq); |
6c2e9403 | 3675 | |
b9c61b70 YL |
3676 | /* |
3677 | * Honour affinities which have been set in early boot | |
3678 | */ | |
5451ddc5 TG |
3679 | if (!irqd_can_balance(idata) || irqd_affinity_was_set(idata)) |
3680 | mask = idata->affinity; | |
b9c61b70 YL |
3681 | else |
3682 | mask = apic->target_cpus(); | |
497c9a19 | 3683 | |
95a02e97 SS |
3684 | if (irq_remapping_enabled) |
3685 | set_remapped_irq_affinity(idata, mask, false); | |
b9c61b70 | 3686 | else |
5451ddc5 | 3687 | ioapic_set_affinity(idata, mask, false); |
497c9a19 | 3688 | } |
b9c61b70 | 3689 | |
497c9a19 YL |
3690 | } |
3691 | #endif | |
3692 | ||
54168ed7 IM |
3693 | #define IOAPIC_RESOURCE_NAME_SIZE 11 |
3694 | ||
3695 | static struct resource *ioapic_resources; | |
3696 | ||
ffc43836 | 3697 | static struct resource * __init ioapic_setup_resources(int nr_ioapics) |
54168ed7 IM |
3698 | { |
3699 | unsigned long n; | |
3700 | struct resource *res; | |
3701 | char *mem; | |
3702 | int i; | |
3703 | ||
3704 | if (nr_ioapics <= 0) | |
3705 | return NULL; | |
3706 | ||
3707 | n = IOAPIC_RESOURCE_NAME_SIZE + sizeof(struct resource); | |
3708 | n *= nr_ioapics; | |
3709 | ||
3710 | mem = alloc_bootmem(n); | |
3711 | res = (void *)mem; | |
3712 | ||
ffc43836 | 3713 | mem += sizeof(struct resource) * nr_ioapics; |
54168ed7 | 3714 | |
ffc43836 CG |
3715 | for (i = 0; i < nr_ioapics; i++) { |
3716 | res[i].name = mem; | |
3717 | res[i].flags = IORESOURCE_MEM | IORESOURCE_BUSY; | |
4343fe10 | 3718 | snprintf(mem, IOAPIC_RESOURCE_NAME_SIZE, "IOAPIC %u", i); |
ffc43836 | 3719 | mem += IOAPIC_RESOURCE_NAME_SIZE; |
54168ed7 IM |
3720 | } |
3721 | ||
3722 | ioapic_resources = res; | |
3723 | ||
3724 | return res; | |
3725 | } | |
54168ed7 | 3726 | |
4a8e2a31 | 3727 | void __init native_io_apic_init_mappings(void) |
f3294a33 YL |
3728 | { |
3729 | unsigned long ioapic_phys, idx = FIX_IO_APIC_BASE_0; | |
54168ed7 | 3730 | struct resource *ioapic_res; |
d6c88a50 | 3731 | int i; |
f3294a33 | 3732 | |
ffc43836 | 3733 | ioapic_res = ioapic_setup_resources(nr_ioapics); |
f3294a33 YL |
3734 | for (i = 0; i < nr_ioapics; i++) { |
3735 | if (smp_found_config) { | |
d5371430 | 3736 | ioapic_phys = mpc_ioapic_addr(i); |
54168ed7 | 3737 | #ifdef CONFIG_X86_32 |
d6c88a50 TG |
3738 | if (!ioapic_phys) { |
3739 | printk(KERN_ERR | |
3740 | "WARNING: bogus zero IO-APIC " | |
3741 | "address found in MPTABLE, " | |
3742 | "disabling IO/APIC support!\n"); | |
3743 | smp_found_config = 0; | |
3744 | skip_ioapic_setup = 1; | |
3745 | goto fake_ioapic_page; | |
3746 | } | |
54168ed7 | 3747 | #endif |
f3294a33 | 3748 | } else { |
54168ed7 | 3749 | #ifdef CONFIG_X86_32 |
f3294a33 | 3750 | fake_ioapic_page: |
54168ed7 | 3751 | #endif |
e79c65a9 | 3752 | ioapic_phys = (unsigned long)alloc_bootmem_pages(PAGE_SIZE); |
f3294a33 YL |
3753 | ioapic_phys = __pa(ioapic_phys); |
3754 | } | |
3755 | set_fixmap_nocache(idx, ioapic_phys); | |
e79c65a9 CG |
3756 | apic_printk(APIC_VERBOSE, "mapped IOAPIC to %08lx (%08lx)\n", |
3757 | __fix_to_virt(idx) + (ioapic_phys & ~PAGE_MASK), | |
3758 | ioapic_phys); | |
f3294a33 | 3759 | idx++; |
54168ed7 | 3760 | |
ffc43836 | 3761 | ioapic_res->start = ioapic_phys; |
e79c65a9 | 3762 | ioapic_res->end = ioapic_phys + IO_APIC_SLOT_SIZE - 1; |
ffc43836 | 3763 | ioapic_res++; |
f3294a33 | 3764 | } |
23f9b267 TG |
3765 | |
3766 | probe_nr_irqs_gsi(); | |
f3294a33 YL |
3767 | } |
3768 | ||
857fdc53 | 3769 | void __init ioapic_insert_resources(void) |
54168ed7 IM |
3770 | { |
3771 | int i; | |
3772 | struct resource *r = ioapic_resources; | |
3773 | ||
3774 | if (!r) { | |
857fdc53 | 3775 | if (nr_ioapics > 0) |
04c93ce4 BZ |
3776 | printk(KERN_ERR |
3777 | "IO APIC resources couldn't be allocated.\n"); | |
857fdc53 | 3778 | return; |
54168ed7 IM |
3779 | } |
3780 | ||
3781 | for (i = 0; i < nr_ioapics; i++) { | |
3782 | insert_resource(&iomem_resource, r); | |
3783 | r++; | |
3784 | } | |
54168ed7 | 3785 | } |
2a4ab640 | 3786 | |
eddb0c55 | 3787 | int mp_find_ioapic(u32 gsi) |
2a4ab640 FT |
3788 | { |
3789 | int i = 0; | |
3790 | ||
678301ec PB |
3791 | if (nr_ioapics == 0) |
3792 | return -1; | |
3793 | ||
2a4ab640 FT |
3794 | /* Find the IOAPIC that manages this GSI. */ |
3795 | for (i = 0; i < nr_ioapics; i++) { | |
c040aaeb SS |
3796 | struct mp_ioapic_gsi *gsi_cfg = mp_ioapic_gsi_routing(i); |
3797 | if ((gsi >= gsi_cfg->gsi_base) | |
3798 | && (gsi <= gsi_cfg->gsi_end)) | |
2a4ab640 FT |
3799 | return i; |
3800 | } | |
54168ed7 | 3801 | |
2a4ab640 FT |
3802 | printk(KERN_ERR "ERROR: Unable to locate IOAPIC for GSI %d\n", gsi); |
3803 | return -1; | |
3804 | } | |
3805 | ||
eddb0c55 | 3806 | int mp_find_ioapic_pin(int ioapic, u32 gsi) |
2a4ab640 | 3807 | { |
c040aaeb SS |
3808 | struct mp_ioapic_gsi *gsi_cfg; |
3809 | ||
2a4ab640 FT |
3810 | if (WARN_ON(ioapic == -1)) |
3811 | return -1; | |
c040aaeb SS |
3812 | |
3813 | gsi_cfg = mp_ioapic_gsi_routing(ioapic); | |
3814 | if (WARN_ON(gsi > gsi_cfg->gsi_end)) | |
2a4ab640 FT |
3815 | return -1; |
3816 | ||
c040aaeb | 3817 | return gsi - gsi_cfg->gsi_base; |
2a4ab640 FT |
3818 | } |
3819 | ||
41098ffe | 3820 | static __init int bad_ioapic(unsigned long address) |
2a4ab640 FT |
3821 | { |
3822 | if (nr_ioapics >= MAX_IO_APICS) { | |
73d63d03 SS |
3823 | pr_warn("WARNING: Max # of I/O APICs (%d) exceeded (found %d), skipping\n", |
3824 | MAX_IO_APICS, nr_ioapics); | |
2a4ab640 FT |
3825 | return 1; |
3826 | } | |
3827 | if (!address) { | |
73d63d03 | 3828 | pr_warn("WARNING: Bogus (zero) I/O APIC address found in table, skipping!\n"); |
2a4ab640 FT |
3829 | return 1; |
3830 | } | |
54168ed7 IM |
3831 | return 0; |
3832 | } | |
3833 | ||
73d63d03 SS |
3834 | static __init int bad_ioapic_register(int idx) |
3835 | { | |
3836 | union IO_APIC_reg_00 reg_00; | |
3837 | union IO_APIC_reg_01 reg_01; | |
3838 | union IO_APIC_reg_02 reg_02; | |
3839 | ||
3840 | reg_00.raw = io_apic_read(idx, 0); | |
3841 | reg_01.raw = io_apic_read(idx, 1); | |
3842 | reg_02.raw = io_apic_read(idx, 2); | |
3843 | ||
3844 | if (reg_00.raw == -1 && reg_01.raw == -1 && reg_02.raw == -1) { | |
3845 | pr_warn("I/O APIC 0x%x registers return all ones, skipping!\n", | |
3846 | mpc_ioapic_addr(idx)); | |
3847 | return 1; | |
3848 | } | |
3849 | ||
3850 | return 0; | |
3851 | } | |
3852 | ||
2a4ab640 FT |
3853 | void __init mp_register_ioapic(int id, u32 address, u32 gsi_base) |
3854 | { | |
3855 | int idx = 0; | |
7716a5c4 | 3856 | int entries; |
c040aaeb | 3857 | struct mp_ioapic_gsi *gsi_cfg; |
2a4ab640 FT |
3858 | |
3859 | if (bad_ioapic(address)) | |
3860 | return; | |
3861 | ||
3862 | idx = nr_ioapics; | |
3863 | ||
d5371430 SS |
3864 | ioapics[idx].mp_config.type = MP_IOAPIC; |
3865 | ioapics[idx].mp_config.flags = MPC_APIC_USABLE; | |
3866 | ioapics[idx].mp_config.apicaddr = address; | |
2a4ab640 FT |
3867 | |
3868 | set_fixmap_nocache(FIX_IO_APIC_BASE_0 + idx, address); | |
73d63d03 SS |
3869 | |
3870 | if (bad_ioapic_register(idx)) { | |
3871 | clear_fixmap(FIX_IO_APIC_BASE_0 + idx); | |
3872 | return; | |
3873 | } | |
3874 | ||
d5371430 SS |
3875 | ioapics[idx].mp_config.apicid = io_apic_unique_id(id); |
3876 | ioapics[idx].mp_config.apicver = io_apic_get_version(idx); | |
2a4ab640 FT |
3877 | |
3878 | /* | |
3879 | * Build basic GSI lookup table to facilitate gsi->io_apic lookups | |
3880 | * and to prevent reprogramming of IOAPIC pins (PCI GSIs). | |
3881 | */ | |
7716a5c4 | 3882 | entries = io_apic_get_redir_entries(idx); |
c040aaeb SS |
3883 | gsi_cfg = mp_ioapic_gsi_routing(idx); |
3884 | gsi_cfg->gsi_base = gsi_base; | |
3885 | gsi_cfg->gsi_end = gsi_base + entries - 1; | |
7716a5c4 EB |
3886 | |
3887 | /* | |
3888 | * The number of IO-APIC IRQ registers (== #pins): | |
3889 | */ | |
b69c6c3b | 3890 | ioapics[idx].nr_registers = entries; |
2a4ab640 | 3891 | |
c040aaeb SS |
3892 | if (gsi_cfg->gsi_end >= gsi_top) |
3893 | gsi_top = gsi_cfg->gsi_end + 1; | |
2a4ab640 | 3894 | |
73d63d03 SS |
3895 | pr_info("IOAPIC[%d]: apic_id %d, version %d, address 0x%x, GSI %d-%d\n", |
3896 | idx, mpc_ioapic_id(idx), | |
3897 | mpc_ioapic_ver(idx), mpc_ioapic_addr(idx), | |
3898 | gsi_cfg->gsi_base, gsi_cfg->gsi_end); | |
2a4ab640 FT |
3899 | |
3900 | nr_ioapics++; | |
3901 | } | |
05ddafb1 JP |
3902 | |
3903 | /* Enable IOAPIC early just for system timer */ | |
3904 | void __init pre_init_apic_IRQ0(void) | |
3905 | { | |
f880ec78 | 3906 | struct io_apic_irq_attr attr = { 0, 0, 0, 0 }; |
05ddafb1 JP |
3907 | |
3908 | printk(KERN_INFO "Early APIC setup for system timer0\n"); | |
3909 | #ifndef CONFIG_SMP | |
cb2ded37 YL |
3910 | physid_set_mask_of_physid(boot_cpu_physical_apicid, |
3911 | &phys_cpu_present_map); | |
05ddafb1 | 3912 | #endif |
05ddafb1 JP |
3913 | setup_local_APIC(); |
3914 | ||
f880ec78 | 3915 | io_apic_setup_irq_pin(0, 0, &attr); |
2c778651 TG |
3916 | irq_set_chip_and_handler_name(0, &ioapic_chip, handle_edge_irq, |
3917 | "edge"); | |
05ddafb1 | 3918 | } |