Commit | Line | Data |
---|---|---|
6aa8b732 AK |
1 | /* |
2 | * Kernel-based Virtual Machine driver for Linux | |
3 | * | |
4 | * AMD SVM support | |
5 | * | |
6 | * Copyright (C) 2006 Qumranet, Inc. | |
7 | * | |
8 | * Authors: | |
9 | * Yaniv Kamay <yaniv@qumranet.com> | |
10 | * Avi Kivity <avi@qumranet.com> | |
11 | * | |
12 | * This work is licensed under the terms of the GNU GPL, version 2. See | |
13 | * the COPYING file in the top-level directory. | |
14 | * | |
15 | */ | |
edf88417 AK |
16 | #include <linux/kvm_host.h> |
17 | ||
e495606d | 18 | #include "kvm_svm.h" |
85f455f7 | 19 | #include "irq.h" |
1d737c8a | 20 | #include "mmu.h" |
5fdbf976 | 21 | #include "kvm_cache_regs.h" |
e495606d | 22 | |
6aa8b732 | 23 | #include <linux/module.h> |
9d8f549d | 24 | #include <linux/kernel.h> |
6aa8b732 AK |
25 | #include <linux/vmalloc.h> |
26 | #include <linux/highmem.h> | |
e8edc6e0 | 27 | #include <linux/sched.h> |
6aa8b732 | 28 | |
e495606d | 29 | #include <asm/desc.h> |
6aa8b732 | 30 | |
63d1142f EH |
31 | #include <asm/virtext.h> |
32 | ||
4ecac3fd AK |
33 | #define __ex(x) __kvm_handle_fault_on_reboot(x) |
34 | ||
6aa8b732 AK |
35 | MODULE_AUTHOR("Qumranet"); |
36 | MODULE_LICENSE("GPL"); | |
37 | ||
38 | #define IOPM_ALLOC_ORDER 2 | |
39 | #define MSRPM_ALLOC_ORDER 1 | |
40 | ||
6aa8b732 AK |
41 | #define DR7_GD_MASK (1 << 13) |
42 | #define DR6_BD_MASK (1 << 13) | |
6aa8b732 AK |
43 | |
44 | #define SEG_TYPE_LDT 2 | |
45 | #define SEG_TYPE_BUSY_TSS16 3 | |
46 | ||
80b7706e JR |
47 | #define SVM_FEATURE_NPT (1 << 0) |
48 | #define SVM_FEATURE_LBRV (1 << 1) | |
94c935a1 | 49 | #define SVM_FEATURE_SVML (1 << 2) |
80b7706e | 50 | |
24e09cbf JR |
51 | #define DEBUGCTL_RESERVED_BITS (~(0x3fULL)) |
52 | ||
c0725420 AG |
53 | /* Turn on to get debugging output*/ |
54 | /* #define NESTED_DEBUG */ | |
55 | ||
56 | #ifdef NESTED_DEBUG | |
57 | #define nsvm_printk(fmt, args...) printk(KERN_INFO fmt, ## args) | |
58 | #else | |
59 | #define nsvm_printk(fmt, args...) do {} while(0) | |
60 | #endif | |
61 | ||
709ddebf JR |
62 | /* enable NPT for AMD64 and X86 with PAE */ |
63 | #if defined(CONFIG_X86_64) || defined(CONFIG_X86_PAE) | |
64 | static bool npt_enabled = true; | |
65 | #else | |
e3da3acd | 66 | static bool npt_enabled = false; |
709ddebf | 67 | #endif |
6c7dac72 JR |
68 | static int npt = 1; |
69 | ||
70 | module_param(npt, int, S_IRUGO); | |
e3da3acd | 71 | |
04d2cc77 | 72 | static void kvm_reput_irq(struct vcpu_svm *svm); |
44874f84 | 73 | static void svm_flush_tlb(struct kvm_vcpu *vcpu); |
04d2cc77 | 74 | |
a2fa3e9f GH |
75 | static inline struct vcpu_svm *to_svm(struct kvm_vcpu *vcpu) |
76 | { | |
fb3f0f51 | 77 | return container_of(vcpu, struct vcpu_svm, vcpu); |
a2fa3e9f GH |
78 | } |
79 | ||
4866d5e3 | 80 | static unsigned long iopm_base; |
6aa8b732 AK |
81 | |
82 | struct kvm_ldttss_desc { | |
83 | u16 limit0; | |
84 | u16 base0; | |
85 | unsigned base1 : 8, type : 5, dpl : 2, p : 1; | |
86 | unsigned limit1 : 4, zero0 : 3, g : 1, base2 : 8; | |
87 | u32 base3; | |
88 | u32 zero1; | |
89 | } __attribute__((packed)); | |
90 | ||
91 | struct svm_cpu_data { | |
92 | int cpu; | |
93 | ||
5008fdf5 AK |
94 | u64 asid_generation; |
95 | u32 max_asid; | |
96 | u32 next_asid; | |
6aa8b732 AK |
97 | struct kvm_ldttss_desc *tss_desc; |
98 | ||
99 | struct page *save_area; | |
100 | }; | |
101 | ||
102 | static DEFINE_PER_CPU(struct svm_cpu_data *, svm_data); | |
80b7706e | 103 | static uint32_t svm_features; |
6aa8b732 AK |
104 | |
105 | struct svm_init_data { | |
106 | int cpu; | |
107 | int r; | |
108 | }; | |
109 | ||
110 | static u32 msrpm_ranges[] = {0, 0xc0000000, 0xc0010000}; | |
111 | ||
9d8f549d | 112 | #define NUM_MSR_MAPS ARRAY_SIZE(msrpm_ranges) |
6aa8b732 AK |
113 | #define MSRS_RANGE_SIZE 2048 |
114 | #define MSRS_IN_RANGE (MSRS_RANGE_SIZE * 8 / 2) | |
115 | ||
116 | #define MAX_INST_SIZE 15 | |
117 | ||
80b7706e JR |
118 | static inline u32 svm_has(u32 feat) |
119 | { | |
120 | return svm_features & feat; | |
121 | } | |
122 | ||
6aa8b732 AK |
123 | static inline u8 pop_irq(struct kvm_vcpu *vcpu) |
124 | { | |
ad312c7c ZX |
125 | int word_index = __ffs(vcpu->arch.irq_summary); |
126 | int bit_index = __ffs(vcpu->arch.irq_pending[word_index]); | |
6aa8b732 AK |
127 | int irq = word_index * BITS_PER_LONG + bit_index; |
128 | ||
ad312c7c ZX |
129 | clear_bit(bit_index, &vcpu->arch.irq_pending[word_index]); |
130 | if (!vcpu->arch.irq_pending[word_index]) | |
131 | clear_bit(word_index, &vcpu->arch.irq_summary); | |
6aa8b732 AK |
132 | return irq; |
133 | } | |
134 | ||
135 | static inline void push_irq(struct kvm_vcpu *vcpu, u8 irq) | |
136 | { | |
ad312c7c ZX |
137 | set_bit(irq, vcpu->arch.irq_pending); |
138 | set_bit(irq / BITS_PER_LONG, &vcpu->arch.irq_summary); | |
6aa8b732 AK |
139 | } |
140 | ||
141 | static inline void clgi(void) | |
142 | { | |
4ecac3fd | 143 | asm volatile (__ex(SVM_CLGI)); |
6aa8b732 AK |
144 | } |
145 | ||
146 | static inline void stgi(void) | |
147 | { | |
4ecac3fd | 148 | asm volatile (__ex(SVM_STGI)); |
6aa8b732 AK |
149 | } |
150 | ||
151 | static inline void invlpga(unsigned long addr, u32 asid) | |
152 | { | |
4ecac3fd | 153 | asm volatile (__ex(SVM_INVLPGA) :: "a"(addr), "c"(asid)); |
6aa8b732 AK |
154 | } |
155 | ||
156 | static inline unsigned long kvm_read_cr2(void) | |
157 | { | |
158 | unsigned long cr2; | |
159 | ||
160 | asm volatile ("mov %%cr2, %0" : "=r" (cr2)); | |
161 | return cr2; | |
162 | } | |
163 | ||
164 | static inline void kvm_write_cr2(unsigned long val) | |
165 | { | |
166 | asm volatile ("mov %0, %%cr2" :: "r" (val)); | |
167 | } | |
168 | ||
169 | static inline unsigned long read_dr6(void) | |
170 | { | |
171 | unsigned long dr6; | |
172 | ||
173 | asm volatile ("mov %%dr6, %0" : "=r" (dr6)); | |
174 | return dr6; | |
175 | } | |
176 | ||
177 | static inline void write_dr6(unsigned long val) | |
178 | { | |
179 | asm volatile ("mov %0, %%dr6" :: "r" (val)); | |
180 | } | |
181 | ||
182 | static inline unsigned long read_dr7(void) | |
183 | { | |
184 | unsigned long dr7; | |
185 | ||
186 | asm volatile ("mov %%dr7, %0" : "=r" (dr7)); | |
187 | return dr7; | |
188 | } | |
189 | ||
190 | static inline void write_dr7(unsigned long val) | |
191 | { | |
192 | asm volatile ("mov %0, %%dr7" :: "r" (val)); | |
193 | } | |
194 | ||
6aa8b732 AK |
195 | static inline void force_new_asid(struct kvm_vcpu *vcpu) |
196 | { | |
a2fa3e9f | 197 | to_svm(vcpu)->asid_generation--; |
6aa8b732 AK |
198 | } |
199 | ||
200 | static inline void flush_guest_tlb(struct kvm_vcpu *vcpu) | |
201 | { | |
202 | force_new_asid(vcpu); | |
203 | } | |
204 | ||
205 | static void svm_set_efer(struct kvm_vcpu *vcpu, u64 efer) | |
206 | { | |
709ddebf | 207 | if (!npt_enabled && !(efer & EFER_LMA)) |
2b5203ee | 208 | efer &= ~EFER_LME; |
6aa8b732 | 209 | |
9962d032 | 210 | to_svm(vcpu)->vmcb->save.efer = efer | EFER_SVME; |
ad312c7c | 211 | vcpu->arch.shadow_efer = efer; |
6aa8b732 AK |
212 | } |
213 | ||
298101da AK |
214 | static void svm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr, |
215 | bool has_error_code, u32 error_code) | |
216 | { | |
217 | struct vcpu_svm *svm = to_svm(vcpu); | |
218 | ||
219 | svm->vmcb->control.event_inj = nr | |
220 | | SVM_EVTINJ_VALID | |
221 | | (has_error_code ? SVM_EVTINJ_VALID_ERR : 0) | |
222 | | SVM_EVTINJ_TYPE_EXEPT; | |
223 | svm->vmcb->control.event_inj_err = error_code; | |
224 | } | |
225 | ||
226 | static bool svm_exception_injected(struct kvm_vcpu *vcpu) | |
227 | { | |
228 | struct vcpu_svm *svm = to_svm(vcpu); | |
229 | ||
230 | return !(svm->vmcb->control.exit_int_info & SVM_EXITINTINFO_VALID); | |
231 | } | |
232 | ||
6aa8b732 AK |
233 | static int is_external_interrupt(u32 info) |
234 | { | |
235 | info &= SVM_EVTINJ_TYPE_MASK | SVM_EVTINJ_VALID; | |
236 | return info == (SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_INTR); | |
237 | } | |
238 | ||
239 | static void skip_emulated_instruction(struct kvm_vcpu *vcpu) | |
240 | { | |
a2fa3e9f GH |
241 | struct vcpu_svm *svm = to_svm(vcpu); |
242 | ||
243 | if (!svm->next_rip) { | |
b8688d51 | 244 | printk(KERN_DEBUG "%s: NOP\n", __func__); |
6aa8b732 AK |
245 | return; |
246 | } | |
5fdbf976 MT |
247 | if (svm->next_rip - kvm_rip_read(vcpu) > MAX_INST_SIZE) |
248 | printk(KERN_ERR "%s: ip 0x%lx next 0x%llx\n", | |
249 | __func__, kvm_rip_read(vcpu), svm->next_rip); | |
6aa8b732 | 250 | |
5fdbf976 | 251 | kvm_rip_write(vcpu, svm->next_rip); |
a2fa3e9f | 252 | svm->vmcb->control.int_state &= ~SVM_INTERRUPT_SHADOW_MASK; |
c1150d8c | 253 | |
1371d904 | 254 | vcpu->arch.interrupt_window_open = (svm->vcpu.arch.hflags & HF_GIF_MASK); |
6aa8b732 AK |
255 | } |
256 | ||
257 | static int has_svm(void) | |
258 | { | |
63d1142f | 259 | const char *msg; |
6aa8b732 | 260 | |
63d1142f EH |
261 | if (!cpu_has_svm(&msg)) { |
262 | printk(KERN_INFO "has_svn: %s\n", msg); | |
6aa8b732 AK |
263 | return 0; |
264 | } | |
265 | ||
6aa8b732 AK |
266 | return 1; |
267 | } | |
268 | ||
269 | static void svm_hardware_disable(void *garbage) | |
270 | { | |
2c8dceeb | 271 | cpu_svm_disable(); |
6aa8b732 AK |
272 | } |
273 | ||
274 | static void svm_hardware_enable(void *garbage) | |
275 | { | |
276 | ||
277 | struct svm_cpu_data *svm_data; | |
278 | uint64_t efer; | |
6aa8b732 | 279 | struct desc_ptr gdt_descr; |
6aa8b732 AK |
280 | struct desc_struct *gdt; |
281 | int me = raw_smp_processor_id(); | |
282 | ||
283 | if (!has_svm()) { | |
284 | printk(KERN_ERR "svm_cpu_init: err EOPNOTSUPP on %d\n", me); | |
285 | return; | |
286 | } | |
287 | svm_data = per_cpu(svm_data, me); | |
288 | ||
289 | if (!svm_data) { | |
290 | printk(KERN_ERR "svm_cpu_init: svm_data is NULL on %d\n", | |
291 | me); | |
292 | return; | |
293 | } | |
294 | ||
295 | svm_data->asid_generation = 1; | |
296 | svm_data->max_asid = cpuid_ebx(SVM_CPUID_FUNC) - 1; | |
297 | svm_data->next_asid = svm_data->max_asid + 1; | |
298 | ||
d77c26fc | 299 | asm volatile ("sgdt %0" : "=m"(gdt_descr)); |
6aa8b732 AK |
300 | gdt = (struct desc_struct *)gdt_descr.address; |
301 | svm_data->tss_desc = (struct kvm_ldttss_desc *)(gdt + GDT_ENTRY_TSS); | |
302 | ||
303 | rdmsrl(MSR_EFER, efer); | |
9962d032 | 304 | wrmsrl(MSR_EFER, efer | EFER_SVME); |
6aa8b732 AK |
305 | |
306 | wrmsrl(MSR_VM_HSAVE_PA, | |
307 | page_to_pfn(svm_data->save_area) << PAGE_SHIFT); | |
308 | } | |
309 | ||
0da1db75 JR |
310 | static void svm_cpu_uninit(int cpu) |
311 | { | |
312 | struct svm_cpu_data *svm_data | |
313 | = per_cpu(svm_data, raw_smp_processor_id()); | |
314 | ||
315 | if (!svm_data) | |
316 | return; | |
317 | ||
318 | per_cpu(svm_data, raw_smp_processor_id()) = NULL; | |
319 | __free_page(svm_data->save_area); | |
320 | kfree(svm_data); | |
321 | } | |
322 | ||
6aa8b732 AK |
323 | static int svm_cpu_init(int cpu) |
324 | { | |
325 | struct svm_cpu_data *svm_data; | |
326 | int r; | |
327 | ||
328 | svm_data = kzalloc(sizeof(struct svm_cpu_data), GFP_KERNEL); | |
329 | if (!svm_data) | |
330 | return -ENOMEM; | |
331 | svm_data->cpu = cpu; | |
332 | svm_data->save_area = alloc_page(GFP_KERNEL); | |
333 | r = -ENOMEM; | |
334 | if (!svm_data->save_area) | |
335 | goto err_1; | |
336 | ||
337 | per_cpu(svm_data, cpu) = svm_data; | |
338 | ||
339 | return 0; | |
340 | ||
341 | err_1: | |
342 | kfree(svm_data); | |
343 | return r; | |
344 | ||
345 | } | |
346 | ||
bfc733a7 RR |
347 | static void set_msr_interception(u32 *msrpm, unsigned msr, |
348 | int read, int write) | |
6aa8b732 AK |
349 | { |
350 | int i; | |
351 | ||
352 | for (i = 0; i < NUM_MSR_MAPS; i++) { | |
353 | if (msr >= msrpm_ranges[i] && | |
354 | msr < msrpm_ranges[i] + MSRS_IN_RANGE) { | |
355 | u32 msr_offset = (i * MSRS_IN_RANGE + msr - | |
356 | msrpm_ranges[i]) * 2; | |
357 | ||
358 | u32 *base = msrpm + (msr_offset / 32); | |
359 | u32 msr_shift = msr_offset % 32; | |
360 | u32 mask = ((write) ? 0 : 2) | ((read) ? 0 : 1); | |
361 | *base = (*base & ~(0x3 << msr_shift)) | | |
362 | (mask << msr_shift); | |
bfc733a7 | 363 | return; |
6aa8b732 AK |
364 | } |
365 | } | |
bfc733a7 | 366 | BUG(); |
6aa8b732 AK |
367 | } |
368 | ||
f65c229c JR |
369 | static void svm_vcpu_init_msrpm(u32 *msrpm) |
370 | { | |
371 | memset(msrpm, 0xff, PAGE_SIZE * (1 << MSRPM_ALLOC_ORDER)); | |
372 | ||
373 | #ifdef CONFIG_X86_64 | |
374 | set_msr_interception(msrpm, MSR_GS_BASE, 1, 1); | |
375 | set_msr_interception(msrpm, MSR_FS_BASE, 1, 1); | |
376 | set_msr_interception(msrpm, MSR_KERNEL_GS_BASE, 1, 1); | |
377 | set_msr_interception(msrpm, MSR_LSTAR, 1, 1); | |
378 | set_msr_interception(msrpm, MSR_CSTAR, 1, 1); | |
379 | set_msr_interception(msrpm, MSR_SYSCALL_MASK, 1, 1); | |
380 | #endif | |
381 | set_msr_interception(msrpm, MSR_K6_STAR, 1, 1); | |
382 | set_msr_interception(msrpm, MSR_IA32_SYSENTER_CS, 1, 1); | |
383 | set_msr_interception(msrpm, MSR_IA32_SYSENTER_ESP, 1, 1); | |
384 | set_msr_interception(msrpm, MSR_IA32_SYSENTER_EIP, 1, 1); | |
385 | } | |
386 | ||
24e09cbf JR |
387 | static void svm_enable_lbrv(struct vcpu_svm *svm) |
388 | { | |
389 | u32 *msrpm = svm->msrpm; | |
390 | ||
391 | svm->vmcb->control.lbr_ctl = 1; | |
392 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHFROMIP, 1, 1); | |
393 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHTOIP, 1, 1); | |
394 | set_msr_interception(msrpm, MSR_IA32_LASTINTFROMIP, 1, 1); | |
395 | set_msr_interception(msrpm, MSR_IA32_LASTINTTOIP, 1, 1); | |
396 | } | |
397 | ||
398 | static void svm_disable_lbrv(struct vcpu_svm *svm) | |
399 | { | |
400 | u32 *msrpm = svm->msrpm; | |
401 | ||
402 | svm->vmcb->control.lbr_ctl = 0; | |
403 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHFROMIP, 0, 0); | |
404 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHTOIP, 0, 0); | |
405 | set_msr_interception(msrpm, MSR_IA32_LASTINTFROMIP, 0, 0); | |
406 | set_msr_interception(msrpm, MSR_IA32_LASTINTTOIP, 0, 0); | |
407 | } | |
408 | ||
6aa8b732 AK |
409 | static __init int svm_hardware_setup(void) |
410 | { | |
411 | int cpu; | |
412 | struct page *iopm_pages; | |
f65c229c | 413 | void *iopm_va; |
6aa8b732 AK |
414 | int r; |
415 | ||
6aa8b732 AK |
416 | iopm_pages = alloc_pages(GFP_KERNEL, IOPM_ALLOC_ORDER); |
417 | ||
418 | if (!iopm_pages) | |
419 | return -ENOMEM; | |
c8681339 AL |
420 | |
421 | iopm_va = page_address(iopm_pages); | |
422 | memset(iopm_va, 0xff, PAGE_SIZE * (1 << IOPM_ALLOC_ORDER)); | |
423 | clear_bit(0x80, iopm_va); /* allow direct access to PC debug port */ | |
6aa8b732 AK |
424 | iopm_base = page_to_pfn(iopm_pages) << PAGE_SHIFT; |
425 | ||
50a37eb4 JR |
426 | if (boot_cpu_has(X86_FEATURE_NX)) |
427 | kvm_enable_efer_bits(EFER_NX); | |
428 | ||
6aa8b732 AK |
429 | for_each_online_cpu(cpu) { |
430 | r = svm_cpu_init(cpu); | |
431 | if (r) | |
f65c229c | 432 | goto err; |
6aa8b732 | 433 | } |
33bd6a0b JR |
434 | |
435 | svm_features = cpuid_edx(SVM_CPUID_FUNC); | |
436 | ||
e3da3acd JR |
437 | if (!svm_has(SVM_FEATURE_NPT)) |
438 | npt_enabled = false; | |
439 | ||
6c7dac72 JR |
440 | if (npt_enabled && !npt) { |
441 | printk(KERN_INFO "kvm: Nested Paging disabled\n"); | |
442 | npt_enabled = false; | |
443 | } | |
444 | ||
18552672 | 445 | if (npt_enabled) { |
e3da3acd | 446 | printk(KERN_INFO "kvm: Nested Paging enabled\n"); |
18552672 | 447 | kvm_enable_tdp(); |
5f4cb662 JR |
448 | } else |
449 | kvm_disable_tdp(); | |
e3da3acd | 450 | |
6aa8b732 AK |
451 | return 0; |
452 | ||
f65c229c | 453 | err: |
6aa8b732 AK |
454 | __free_pages(iopm_pages, IOPM_ALLOC_ORDER); |
455 | iopm_base = 0; | |
456 | return r; | |
457 | } | |
458 | ||
459 | static __exit void svm_hardware_unsetup(void) | |
460 | { | |
0da1db75 JR |
461 | int cpu; |
462 | ||
463 | for_each_online_cpu(cpu) | |
464 | svm_cpu_uninit(cpu); | |
465 | ||
6aa8b732 | 466 | __free_pages(pfn_to_page(iopm_base >> PAGE_SHIFT), IOPM_ALLOC_ORDER); |
f65c229c | 467 | iopm_base = 0; |
6aa8b732 AK |
468 | } |
469 | ||
470 | static void init_seg(struct vmcb_seg *seg) | |
471 | { | |
472 | seg->selector = 0; | |
473 | seg->attrib = SVM_SELECTOR_P_MASK | SVM_SELECTOR_S_MASK | | |
474 | SVM_SELECTOR_WRITE_MASK; /* Read/Write Data Segment */ | |
475 | seg->limit = 0xffff; | |
476 | seg->base = 0; | |
477 | } | |
478 | ||
479 | static void init_sys_seg(struct vmcb_seg *seg, uint32_t type) | |
480 | { | |
481 | seg->selector = 0; | |
482 | seg->attrib = SVM_SELECTOR_P_MASK | type; | |
483 | seg->limit = 0xffff; | |
484 | seg->base = 0; | |
485 | } | |
486 | ||
e6101a96 | 487 | static void init_vmcb(struct vcpu_svm *svm) |
6aa8b732 | 488 | { |
e6101a96 JR |
489 | struct vmcb_control_area *control = &svm->vmcb->control; |
490 | struct vmcb_save_area *save = &svm->vmcb->save; | |
6aa8b732 AK |
491 | |
492 | control->intercept_cr_read = INTERCEPT_CR0_MASK | | |
493 | INTERCEPT_CR3_MASK | | |
649d6864 | 494 | INTERCEPT_CR4_MASK; |
6aa8b732 AK |
495 | |
496 | control->intercept_cr_write = INTERCEPT_CR0_MASK | | |
497 | INTERCEPT_CR3_MASK | | |
80a8119c AK |
498 | INTERCEPT_CR4_MASK | |
499 | INTERCEPT_CR8_MASK; | |
6aa8b732 AK |
500 | |
501 | control->intercept_dr_read = INTERCEPT_DR0_MASK | | |
502 | INTERCEPT_DR1_MASK | | |
503 | INTERCEPT_DR2_MASK | | |
504 | INTERCEPT_DR3_MASK; | |
505 | ||
506 | control->intercept_dr_write = INTERCEPT_DR0_MASK | | |
507 | INTERCEPT_DR1_MASK | | |
508 | INTERCEPT_DR2_MASK | | |
509 | INTERCEPT_DR3_MASK | | |
510 | INTERCEPT_DR5_MASK | | |
511 | INTERCEPT_DR7_MASK; | |
512 | ||
7aa81cc0 | 513 | control->intercept_exceptions = (1 << PF_VECTOR) | |
53371b50 JR |
514 | (1 << UD_VECTOR) | |
515 | (1 << MC_VECTOR); | |
6aa8b732 AK |
516 | |
517 | ||
518 | control->intercept = (1ULL << INTERCEPT_INTR) | | |
519 | (1ULL << INTERCEPT_NMI) | | |
0152527b | 520 | (1ULL << INTERCEPT_SMI) | |
6aa8b732 | 521 | (1ULL << INTERCEPT_CPUID) | |
cf5a94d1 | 522 | (1ULL << INTERCEPT_INVD) | |
6aa8b732 | 523 | (1ULL << INTERCEPT_HLT) | |
a7052897 | 524 | (1ULL << INTERCEPT_INVLPG) | |
6aa8b732 AK |
525 | (1ULL << INTERCEPT_INVLPGA) | |
526 | (1ULL << INTERCEPT_IOIO_PROT) | | |
527 | (1ULL << INTERCEPT_MSR_PROT) | | |
528 | (1ULL << INTERCEPT_TASK_SWITCH) | | |
46fe4ddd | 529 | (1ULL << INTERCEPT_SHUTDOWN) | |
6aa8b732 AK |
530 | (1ULL << INTERCEPT_VMRUN) | |
531 | (1ULL << INTERCEPT_VMMCALL) | | |
532 | (1ULL << INTERCEPT_VMLOAD) | | |
533 | (1ULL << INTERCEPT_VMSAVE) | | |
534 | (1ULL << INTERCEPT_STGI) | | |
535 | (1ULL << INTERCEPT_CLGI) | | |
916ce236 | 536 | (1ULL << INTERCEPT_SKINIT) | |
cf5a94d1 | 537 | (1ULL << INTERCEPT_WBINVD) | |
916ce236 JR |
538 | (1ULL << INTERCEPT_MONITOR) | |
539 | (1ULL << INTERCEPT_MWAIT); | |
6aa8b732 AK |
540 | |
541 | control->iopm_base_pa = iopm_base; | |
f65c229c | 542 | control->msrpm_base_pa = __pa(svm->msrpm); |
0cc5064d | 543 | control->tsc_offset = 0; |
6aa8b732 AK |
544 | control->int_ctl = V_INTR_MASKING_MASK; |
545 | ||
546 | init_seg(&save->es); | |
547 | init_seg(&save->ss); | |
548 | init_seg(&save->ds); | |
549 | init_seg(&save->fs); | |
550 | init_seg(&save->gs); | |
551 | ||
552 | save->cs.selector = 0xf000; | |
553 | /* Executable/Readable Code Segment */ | |
554 | save->cs.attrib = SVM_SELECTOR_READ_MASK | SVM_SELECTOR_P_MASK | | |
555 | SVM_SELECTOR_S_MASK | SVM_SELECTOR_CODE_MASK; | |
556 | save->cs.limit = 0xffff; | |
d92899a0 AK |
557 | /* |
558 | * cs.base should really be 0xffff0000, but vmx can't handle that, so | |
559 | * be consistent with it. | |
560 | * | |
561 | * Replace when we have real mode working for vmx. | |
562 | */ | |
563 | save->cs.base = 0xf0000; | |
6aa8b732 AK |
564 | |
565 | save->gdtr.limit = 0xffff; | |
566 | save->idtr.limit = 0xffff; | |
567 | ||
568 | init_sys_seg(&save->ldtr, SEG_TYPE_LDT); | |
569 | init_sys_seg(&save->tr, SEG_TYPE_BUSY_TSS16); | |
570 | ||
9962d032 | 571 | save->efer = EFER_SVME; |
d77c26fc | 572 | save->dr6 = 0xffff0ff0; |
6aa8b732 AK |
573 | save->dr7 = 0x400; |
574 | save->rflags = 2; | |
575 | save->rip = 0x0000fff0; | |
5fdbf976 | 576 | svm->vcpu.arch.regs[VCPU_REGS_RIP] = save->rip; |
6aa8b732 AK |
577 | |
578 | /* | |
579 | * cr0 val on cpu init should be 0x60000010, we enable cpu | |
580 | * cache by default. the orderly way is to enable cache in bios. | |
581 | */ | |
707d92fa | 582 | save->cr0 = 0x00000010 | X86_CR0_PG | X86_CR0_WP; |
66aee91a | 583 | save->cr4 = X86_CR4_PAE; |
6aa8b732 | 584 | /* rdx = ?? */ |
709ddebf JR |
585 | |
586 | if (npt_enabled) { | |
587 | /* Setup VMCB for Nested Paging */ | |
588 | control->nested_ctl = 1; | |
a7052897 MT |
589 | control->intercept &= ~((1ULL << INTERCEPT_TASK_SWITCH) | |
590 | (1ULL << INTERCEPT_INVLPG)); | |
709ddebf JR |
591 | control->intercept_exceptions &= ~(1 << PF_VECTOR); |
592 | control->intercept_cr_read &= ~(INTERCEPT_CR0_MASK| | |
593 | INTERCEPT_CR3_MASK); | |
594 | control->intercept_cr_write &= ~(INTERCEPT_CR0_MASK| | |
595 | INTERCEPT_CR3_MASK); | |
596 | save->g_pat = 0x0007040600070406ULL; | |
597 | /* enable caching because the QEMU Bios doesn't enable it */ | |
598 | save->cr0 = X86_CR0_ET; | |
599 | save->cr3 = 0; | |
600 | save->cr4 = 0; | |
601 | } | |
a79d2f18 | 602 | force_new_asid(&svm->vcpu); |
1371d904 AG |
603 | |
604 | svm->vcpu.arch.hflags = HF_GIF_MASK; | |
6aa8b732 AK |
605 | } |
606 | ||
e00c8cf2 | 607 | static int svm_vcpu_reset(struct kvm_vcpu *vcpu) |
04d2cc77 AK |
608 | { |
609 | struct vcpu_svm *svm = to_svm(vcpu); | |
610 | ||
e6101a96 | 611 | init_vmcb(svm); |
70433389 AK |
612 | |
613 | if (vcpu->vcpu_id != 0) { | |
5fdbf976 | 614 | kvm_rip_write(vcpu, 0); |
ad312c7c ZX |
615 | svm->vmcb->save.cs.base = svm->vcpu.arch.sipi_vector << 12; |
616 | svm->vmcb->save.cs.selector = svm->vcpu.arch.sipi_vector << 8; | |
70433389 | 617 | } |
5fdbf976 MT |
618 | vcpu->arch.regs_avail = ~0; |
619 | vcpu->arch.regs_dirty = ~0; | |
e00c8cf2 AK |
620 | |
621 | return 0; | |
04d2cc77 AK |
622 | } |
623 | ||
fb3f0f51 | 624 | static struct kvm_vcpu *svm_create_vcpu(struct kvm *kvm, unsigned int id) |
6aa8b732 | 625 | { |
a2fa3e9f | 626 | struct vcpu_svm *svm; |
6aa8b732 | 627 | struct page *page; |
f65c229c | 628 | struct page *msrpm_pages; |
b286d5d8 | 629 | struct page *hsave_page; |
fb3f0f51 | 630 | int err; |
6aa8b732 | 631 | |
c16f862d | 632 | svm = kmem_cache_zalloc(kvm_vcpu_cache, GFP_KERNEL); |
fb3f0f51 RR |
633 | if (!svm) { |
634 | err = -ENOMEM; | |
635 | goto out; | |
636 | } | |
637 | ||
638 | err = kvm_vcpu_init(&svm->vcpu, kvm, id); | |
639 | if (err) | |
640 | goto free_svm; | |
641 | ||
6aa8b732 | 642 | page = alloc_page(GFP_KERNEL); |
fb3f0f51 RR |
643 | if (!page) { |
644 | err = -ENOMEM; | |
645 | goto uninit; | |
646 | } | |
6aa8b732 | 647 | |
f65c229c JR |
648 | err = -ENOMEM; |
649 | msrpm_pages = alloc_pages(GFP_KERNEL, MSRPM_ALLOC_ORDER); | |
650 | if (!msrpm_pages) | |
651 | goto uninit; | |
652 | svm->msrpm = page_address(msrpm_pages); | |
653 | svm_vcpu_init_msrpm(svm->msrpm); | |
654 | ||
b286d5d8 AG |
655 | hsave_page = alloc_page(GFP_KERNEL); |
656 | if (!hsave_page) | |
657 | goto uninit; | |
658 | svm->hsave = page_address(hsave_page); | |
659 | ||
a2fa3e9f GH |
660 | svm->vmcb = page_address(page); |
661 | clear_page(svm->vmcb); | |
662 | svm->vmcb_pa = page_to_pfn(page) << PAGE_SHIFT; | |
663 | svm->asid_generation = 0; | |
664 | memset(svm->db_regs, 0, sizeof(svm->db_regs)); | |
e6101a96 | 665 | init_vmcb(svm); |
a2fa3e9f | 666 | |
fb3f0f51 RR |
667 | fx_init(&svm->vcpu); |
668 | svm->vcpu.fpu_active = 1; | |
ad312c7c | 669 | svm->vcpu.arch.apic_base = 0xfee00000 | MSR_IA32_APICBASE_ENABLE; |
fb3f0f51 | 670 | if (svm->vcpu.vcpu_id == 0) |
ad312c7c | 671 | svm->vcpu.arch.apic_base |= MSR_IA32_APICBASE_BSP; |
6aa8b732 | 672 | |
fb3f0f51 | 673 | return &svm->vcpu; |
36241b8c | 674 | |
fb3f0f51 RR |
675 | uninit: |
676 | kvm_vcpu_uninit(&svm->vcpu); | |
677 | free_svm: | |
a4770347 | 678 | kmem_cache_free(kvm_vcpu_cache, svm); |
fb3f0f51 RR |
679 | out: |
680 | return ERR_PTR(err); | |
6aa8b732 AK |
681 | } |
682 | ||
683 | static void svm_free_vcpu(struct kvm_vcpu *vcpu) | |
684 | { | |
a2fa3e9f GH |
685 | struct vcpu_svm *svm = to_svm(vcpu); |
686 | ||
fb3f0f51 | 687 | __free_page(pfn_to_page(svm->vmcb_pa >> PAGE_SHIFT)); |
f65c229c | 688 | __free_pages(virt_to_page(svm->msrpm), MSRPM_ALLOC_ORDER); |
b286d5d8 | 689 | __free_page(virt_to_page(svm->hsave)); |
fb3f0f51 | 690 | kvm_vcpu_uninit(vcpu); |
a4770347 | 691 | kmem_cache_free(kvm_vcpu_cache, svm); |
6aa8b732 AK |
692 | } |
693 | ||
15ad7146 | 694 | static void svm_vcpu_load(struct kvm_vcpu *vcpu, int cpu) |
6aa8b732 | 695 | { |
a2fa3e9f | 696 | struct vcpu_svm *svm = to_svm(vcpu); |
15ad7146 | 697 | int i; |
0cc5064d | 698 | |
0cc5064d AK |
699 | if (unlikely(cpu != vcpu->cpu)) { |
700 | u64 tsc_this, delta; | |
701 | ||
702 | /* | |
703 | * Make sure that the guest sees a monotonically | |
704 | * increasing TSC. | |
705 | */ | |
706 | rdtscll(tsc_this); | |
ad312c7c | 707 | delta = vcpu->arch.host_tsc - tsc_this; |
a2fa3e9f | 708 | svm->vmcb->control.tsc_offset += delta; |
0cc5064d | 709 | vcpu->cpu = cpu; |
2f599714 | 710 | kvm_migrate_timers(vcpu); |
0cc5064d | 711 | } |
94dfbdb3 AL |
712 | |
713 | for (i = 0; i < NR_HOST_SAVE_USER_MSRS; i++) | |
a2fa3e9f | 714 | rdmsrl(host_save_user_msrs[i], svm->host_user_msrs[i]); |
6aa8b732 AK |
715 | } |
716 | ||
717 | static void svm_vcpu_put(struct kvm_vcpu *vcpu) | |
718 | { | |
a2fa3e9f | 719 | struct vcpu_svm *svm = to_svm(vcpu); |
94dfbdb3 AL |
720 | int i; |
721 | ||
e1beb1d3 | 722 | ++vcpu->stat.host_state_reload; |
94dfbdb3 | 723 | for (i = 0; i < NR_HOST_SAVE_USER_MSRS; i++) |
a2fa3e9f | 724 | wrmsrl(host_save_user_msrs[i], svm->host_user_msrs[i]); |
94dfbdb3 | 725 | |
ad312c7c | 726 | rdtscll(vcpu->arch.host_tsc); |
6aa8b732 AK |
727 | } |
728 | ||
6aa8b732 AK |
729 | static unsigned long svm_get_rflags(struct kvm_vcpu *vcpu) |
730 | { | |
a2fa3e9f | 731 | return to_svm(vcpu)->vmcb->save.rflags; |
6aa8b732 AK |
732 | } |
733 | ||
734 | static void svm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags) | |
735 | { | |
a2fa3e9f | 736 | to_svm(vcpu)->vmcb->save.rflags = rflags; |
6aa8b732 AK |
737 | } |
738 | ||
f0b85051 AG |
739 | static void svm_set_vintr(struct vcpu_svm *svm) |
740 | { | |
741 | svm->vmcb->control.intercept |= 1ULL << INTERCEPT_VINTR; | |
742 | } | |
743 | ||
744 | static void svm_clear_vintr(struct vcpu_svm *svm) | |
745 | { | |
746 | svm->vmcb->control.intercept &= ~(1ULL << INTERCEPT_VINTR); | |
747 | } | |
748 | ||
6aa8b732 AK |
749 | static struct vmcb_seg *svm_seg(struct kvm_vcpu *vcpu, int seg) |
750 | { | |
a2fa3e9f | 751 | struct vmcb_save_area *save = &to_svm(vcpu)->vmcb->save; |
6aa8b732 AK |
752 | |
753 | switch (seg) { | |
754 | case VCPU_SREG_CS: return &save->cs; | |
755 | case VCPU_SREG_DS: return &save->ds; | |
756 | case VCPU_SREG_ES: return &save->es; | |
757 | case VCPU_SREG_FS: return &save->fs; | |
758 | case VCPU_SREG_GS: return &save->gs; | |
759 | case VCPU_SREG_SS: return &save->ss; | |
760 | case VCPU_SREG_TR: return &save->tr; | |
761 | case VCPU_SREG_LDTR: return &save->ldtr; | |
762 | } | |
763 | BUG(); | |
8b6d44c7 | 764 | return NULL; |
6aa8b732 AK |
765 | } |
766 | ||
767 | static u64 svm_get_segment_base(struct kvm_vcpu *vcpu, int seg) | |
768 | { | |
769 | struct vmcb_seg *s = svm_seg(vcpu, seg); | |
770 | ||
771 | return s->base; | |
772 | } | |
773 | ||
774 | static void svm_get_segment(struct kvm_vcpu *vcpu, | |
775 | struct kvm_segment *var, int seg) | |
776 | { | |
777 | struct vmcb_seg *s = svm_seg(vcpu, seg); | |
778 | ||
779 | var->base = s->base; | |
780 | var->limit = s->limit; | |
781 | var->selector = s->selector; | |
782 | var->type = s->attrib & SVM_SELECTOR_TYPE_MASK; | |
783 | var->s = (s->attrib >> SVM_SELECTOR_S_SHIFT) & 1; | |
784 | var->dpl = (s->attrib >> SVM_SELECTOR_DPL_SHIFT) & 3; | |
785 | var->present = (s->attrib >> SVM_SELECTOR_P_SHIFT) & 1; | |
786 | var->avl = (s->attrib >> SVM_SELECTOR_AVL_SHIFT) & 1; | |
787 | var->l = (s->attrib >> SVM_SELECTOR_L_SHIFT) & 1; | |
788 | var->db = (s->attrib >> SVM_SELECTOR_DB_SHIFT) & 1; | |
789 | var->g = (s->attrib >> SVM_SELECTOR_G_SHIFT) & 1; | |
25022acc AS |
790 | |
791 | /* | |
792 | * SVM always stores 0 for the 'G' bit in the CS selector in | |
793 | * the VMCB on a VMEXIT. This hurts cross-vendor migration: | |
794 | * Intel's VMENTRY has a check on the 'G' bit. | |
795 | */ | |
796 | if (seg == VCPU_SREG_CS) | |
797 | var->g = s->limit > 0xfffff; | |
798 | ||
c0d09828 AS |
799 | /* |
800 | * Work around a bug where the busy flag in the tr selector | |
801 | * isn't exposed | |
802 | */ | |
803 | if (seg == VCPU_SREG_TR) | |
804 | var->type |= 0x2; | |
805 | ||
6aa8b732 AK |
806 | var->unusable = !var->present; |
807 | } | |
808 | ||
2e4d2653 IE |
809 | static int svm_get_cpl(struct kvm_vcpu *vcpu) |
810 | { | |
811 | struct vmcb_save_area *save = &to_svm(vcpu)->vmcb->save; | |
812 | ||
813 | return save->cpl; | |
814 | } | |
815 | ||
6aa8b732 AK |
816 | static void svm_get_idt(struct kvm_vcpu *vcpu, struct descriptor_table *dt) |
817 | { | |
a2fa3e9f GH |
818 | struct vcpu_svm *svm = to_svm(vcpu); |
819 | ||
820 | dt->limit = svm->vmcb->save.idtr.limit; | |
821 | dt->base = svm->vmcb->save.idtr.base; | |
6aa8b732 AK |
822 | } |
823 | ||
824 | static void svm_set_idt(struct kvm_vcpu *vcpu, struct descriptor_table *dt) | |
825 | { | |
a2fa3e9f GH |
826 | struct vcpu_svm *svm = to_svm(vcpu); |
827 | ||
828 | svm->vmcb->save.idtr.limit = dt->limit; | |
829 | svm->vmcb->save.idtr.base = dt->base ; | |
6aa8b732 AK |
830 | } |
831 | ||
832 | static void svm_get_gdt(struct kvm_vcpu *vcpu, struct descriptor_table *dt) | |
833 | { | |
a2fa3e9f GH |
834 | struct vcpu_svm *svm = to_svm(vcpu); |
835 | ||
836 | dt->limit = svm->vmcb->save.gdtr.limit; | |
837 | dt->base = svm->vmcb->save.gdtr.base; | |
6aa8b732 AK |
838 | } |
839 | ||
840 | static void svm_set_gdt(struct kvm_vcpu *vcpu, struct descriptor_table *dt) | |
841 | { | |
a2fa3e9f GH |
842 | struct vcpu_svm *svm = to_svm(vcpu); |
843 | ||
844 | svm->vmcb->save.gdtr.limit = dt->limit; | |
845 | svm->vmcb->save.gdtr.base = dt->base ; | |
6aa8b732 AK |
846 | } |
847 | ||
25c4c276 | 848 | static void svm_decache_cr4_guest_bits(struct kvm_vcpu *vcpu) |
399badf3 AK |
849 | { |
850 | } | |
851 | ||
6aa8b732 AK |
852 | static void svm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0) |
853 | { | |
a2fa3e9f GH |
854 | struct vcpu_svm *svm = to_svm(vcpu); |
855 | ||
05b3e0c2 | 856 | #ifdef CONFIG_X86_64 |
ad312c7c | 857 | if (vcpu->arch.shadow_efer & EFER_LME) { |
707d92fa | 858 | if (!is_paging(vcpu) && (cr0 & X86_CR0_PG)) { |
ad312c7c | 859 | vcpu->arch.shadow_efer |= EFER_LMA; |
2b5203ee | 860 | svm->vmcb->save.efer |= EFER_LMA | EFER_LME; |
6aa8b732 AK |
861 | } |
862 | ||
d77c26fc | 863 | if (is_paging(vcpu) && !(cr0 & X86_CR0_PG)) { |
ad312c7c | 864 | vcpu->arch.shadow_efer &= ~EFER_LMA; |
2b5203ee | 865 | svm->vmcb->save.efer &= ~(EFER_LMA | EFER_LME); |
6aa8b732 AK |
866 | } |
867 | } | |
868 | #endif | |
709ddebf JR |
869 | if (npt_enabled) |
870 | goto set; | |
871 | ||
ad312c7c | 872 | if ((vcpu->arch.cr0 & X86_CR0_TS) && !(cr0 & X86_CR0_TS)) { |
a2fa3e9f | 873 | svm->vmcb->control.intercept_exceptions &= ~(1 << NM_VECTOR); |
7807fa6c AL |
874 | vcpu->fpu_active = 1; |
875 | } | |
876 | ||
ad312c7c | 877 | vcpu->arch.cr0 = cr0; |
707d92fa | 878 | cr0 |= X86_CR0_PG | X86_CR0_WP; |
6b390b63 JR |
879 | if (!vcpu->fpu_active) { |
880 | svm->vmcb->control.intercept_exceptions |= (1 << NM_VECTOR); | |
334df50a | 881 | cr0 |= X86_CR0_TS; |
6b390b63 | 882 | } |
709ddebf JR |
883 | set: |
884 | /* | |
885 | * re-enable caching here because the QEMU bios | |
886 | * does not do it - this results in some delay at | |
887 | * reboot | |
888 | */ | |
889 | cr0 &= ~(X86_CR0_CD | X86_CR0_NW); | |
a2fa3e9f | 890 | svm->vmcb->save.cr0 = cr0; |
6aa8b732 AK |
891 | } |
892 | ||
893 | static void svm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4) | |
894 | { | |
6394b649 | 895 | unsigned long host_cr4_mce = read_cr4() & X86_CR4_MCE; |
e5eab0ce JR |
896 | unsigned long old_cr4 = to_svm(vcpu)->vmcb->save.cr4; |
897 | ||
898 | if (npt_enabled && ((old_cr4 ^ cr4) & X86_CR4_PGE)) | |
899 | force_new_asid(vcpu); | |
6394b649 | 900 | |
ec077263 JR |
901 | vcpu->arch.cr4 = cr4; |
902 | if (!npt_enabled) | |
903 | cr4 |= X86_CR4_PAE; | |
6394b649 | 904 | cr4 |= host_cr4_mce; |
ec077263 | 905 | to_svm(vcpu)->vmcb->save.cr4 = cr4; |
6aa8b732 AK |
906 | } |
907 | ||
908 | static void svm_set_segment(struct kvm_vcpu *vcpu, | |
909 | struct kvm_segment *var, int seg) | |
910 | { | |
a2fa3e9f | 911 | struct vcpu_svm *svm = to_svm(vcpu); |
6aa8b732 AK |
912 | struct vmcb_seg *s = svm_seg(vcpu, seg); |
913 | ||
914 | s->base = var->base; | |
915 | s->limit = var->limit; | |
916 | s->selector = var->selector; | |
917 | if (var->unusable) | |
918 | s->attrib = 0; | |
919 | else { | |
920 | s->attrib = (var->type & SVM_SELECTOR_TYPE_MASK); | |
921 | s->attrib |= (var->s & 1) << SVM_SELECTOR_S_SHIFT; | |
922 | s->attrib |= (var->dpl & 3) << SVM_SELECTOR_DPL_SHIFT; | |
923 | s->attrib |= (var->present & 1) << SVM_SELECTOR_P_SHIFT; | |
924 | s->attrib |= (var->avl & 1) << SVM_SELECTOR_AVL_SHIFT; | |
925 | s->attrib |= (var->l & 1) << SVM_SELECTOR_L_SHIFT; | |
926 | s->attrib |= (var->db & 1) << SVM_SELECTOR_DB_SHIFT; | |
927 | s->attrib |= (var->g & 1) << SVM_SELECTOR_G_SHIFT; | |
928 | } | |
929 | if (seg == VCPU_SREG_CS) | |
a2fa3e9f GH |
930 | svm->vmcb->save.cpl |
931 | = (svm->vmcb->save.cs.attrib | |
6aa8b732 AK |
932 | >> SVM_SELECTOR_DPL_SHIFT) & 3; |
933 | ||
934 | } | |
935 | ||
6aa8b732 AK |
936 | static int svm_guest_debug(struct kvm_vcpu *vcpu, struct kvm_debug_guest *dbg) |
937 | { | |
938 | return -EOPNOTSUPP; | |
939 | } | |
940 | ||
2a8067f1 ED |
941 | static int svm_get_irq(struct kvm_vcpu *vcpu) |
942 | { | |
943 | struct vcpu_svm *svm = to_svm(vcpu); | |
944 | u32 exit_int_info = svm->vmcb->control.exit_int_info; | |
945 | ||
946 | if (is_external_interrupt(exit_int_info)) | |
947 | return exit_int_info & SVM_EVTINJ_VEC_MASK; | |
948 | return -1; | |
949 | } | |
950 | ||
6aa8b732 AK |
951 | static void load_host_msrs(struct kvm_vcpu *vcpu) |
952 | { | |
94dfbdb3 | 953 | #ifdef CONFIG_X86_64 |
a2fa3e9f | 954 | wrmsrl(MSR_GS_BASE, to_svm(vcpu)->host_gs_base); |
94dfbdb3 | 955 | #endif |
6aa8b732 AK |
956 | } |
957 | ||
958 | static void save_host_msrs(struct kvm_vcpu *vcpu) | |
959 | { | |
94dfbdb3 | 960 | #ifdef CONFIG_X86_64 |
a2fa3e9f | 961 | rdmsrl(MSR_GS_BASE, to_svm(vcpu)->host_gs_base); |
94dfbdb3 | 962 | #endif |
6aa8b732 AK |
963 | } |
964 | ||
e756fc62 | 965 | static void new_asid(struct vcpu_svm *svm, struct svm_cpu_data *svm_data) |
6aa8b732 AK |
966 | { |
967 | if (svm_data->next_asid > svm_data->max_asid) { | |
968 | ++svm_data->asid_generation; | |
969 | svm_data->next_asid = 1; | |
a2fa3e9f | 970 | svm->vmcb->control.tlb_ctl = TLB_CONTROL_FLUSH_ALL_ASID; |
6aa8b732 AK |
971 | } |
972 | ||
e756fc62 | 973 | svm->vcpu.cpu = svm_data->cpu; |
a2fa3e9f GH |
974 | svm->asid_generation = svm_data->asid_generation; |
975 | svm->vmcb->control.asid = svm_data->next_asid++; | |
6aa8b732 AK |
976 | } |
977 | ||
6aa8b732 AK |
978 | static unsigned long svm_get_dr(struct kvm_vcpu *vcpu, int dr) |
979 | { | |
af9ca2d7 JR |
980 | unsigned long val = to_svm(vcpu)->db_regs[dr]; |
981 | KVMTRACE_2D(DR_READ, vcpu, (u32)dr, (u32)val, handler); | |
982 | return val; | |
6aa8b732 AK |
983 | } |
984 | ||
985 | static void svm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long value, | |
986 | int *exception) | |
987 | { | |
a2fa3e9f GH |
988 | struct vcpu_svm *svm = to_svm(vcpu); |
989 | ||
6aa8b732 AK |
990 | *exception = 0; |
991 | ||
a2fa3e9f GH |
992 | if (svm->vmcb->save.dr7 & DR7_GD_MASK) { |
993 | svm->vmcb->save.dr7 &= ~DR7_GD_MASK; | |
994 | svm->vmcb->save.dr6 |= DR6_BD_MASK; | |
6aa8b732 AK |
995 | *exception = DB_VECTOR; |
996 | return; | |
997 | } | |
998 | ||
999 | switch (dr) { | |
1000 | case 0 ... 3: | |
a2fa3e9f | 1001 | svm->db_regs[dr] = value; |
6aa8b732 AK |
1002 | return; |
1003 | case 4 ... 5: | |
ad312c7c | 1004 | if (vcpu->arch.cr4 & X86_CR4_DE) { |
6aa8b732 AK |
1005 | *exception = UD_VECTOR; |
1006 | return; | |
1007 | } | |
1008 | case 7: { | |
1009 | if (value & ~((1ULL << 32) - 1)) { | |
1010 | *exception = GP_VECTOR; | |
1011 | return; | |
1012 | } | |
a2fa3e9f | 1013 | svm->vmcb->save.dr7 = value; |
6aa8b732 AK |
1014 | return; |
1015 | } | |
1016 | default: | |
1017 | printk(KERN_DEBUG "%s: unexpected dr %u\n", | |
b8688d51 | 1018 | __func__, dr); |
6aa8b732 AK |
1019 | *exception = UD_VECTOR; |
1020 | return; | |
1021 | } | |
1022 | } | |
1023 | ||
e756fc62 | 1024 | static int pf_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 1025 | { |
a2fa3e9f | 1026 | u32 exit_int_info = svm->vmcb->control.exit_int_info; |
e756fc62 | 1027 | struct kvm *kvm = svm->vcpu.kvm; |
6aa8b732 AK |
1028 | u64 fault_address; |
1029 | u32 error_code; | |
577bdc49 | 1030 | bool event_injection = false; |
6aa8b732 | 1031 | |
85f455f7 | 1032 | if (!irqchip_in_kernel(kvm) && |
577bdc49 AK |
1033 | is_external_interrupt(exit_int_info)) { |
1034 | event_injection = true; | |
e756fc62 | 1035 | push_irq(&svm->vcpu, exit_int_info & SVM_EVTINJ_VEC_MASK); |
577bdc49 | 1036 | } |
6aa8b732 | 1037 | |
a2fa3e9f GH |
1038 | fault_address = svm->vmcb->control.exit_info_2; |
1039 | error_code = svm->vmcb->control.exit_info_1; | |
af9ca2d7 JR |
1040 | |
1041 | if (!npt_enabled) | |
1042 | KVMTRACE_3D(PAGE_FAULT, &svm->vcpu, error_code, | |
1043 | (u32)fault_address, (u32)(fault_address >> 32), | |
1044 | handler); | |
d2ebb410 JR |
1045 | else |
1046 | KVMTRACE_3D(TDP_FAULT, &svm->vcpu, error_code, | |
1047 | (u32)fault_address, (u32)(fault_address >> 32), | |
1048 | handler); | |
44874f84 JR |
1049 | /* |
1050 | * FIXME: Tis shouldn't be necessary here, but there is a flush | |
1051 | * missing in the MMU code. Until we find this bug, flush the | |
1052 | * complete TLB here on an NPF | |
1053 | */ | |
1054 | if (npt_enabled) | |
1055 | svm_flush_tlb(&svm->vcpu); | |
af9ca2d7 | 1056 | |
48d15039 | 1057 | if (!npt_enabled && event_injection) |
577bdc49 | 1058 | kvm_mmu_unprotect_page_virt(&svm->vcpu, fault_address); |
3067714c | 1059 | return kvm_mmu_page_fault(&svm->vcpu, fault_address, error_code); |
6aa8b732 AK |
1060 | } |
1061 | ||
7aa81cc0 AL |
1062 | static int ud_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
1063 | { | |
1064 | int er; | |
1065 | ||
571008da | 1066 | er = emulate_instruction(&svm->vcpu, kvm_run, 0, 0, EMULTYPE_TRAP_UD); |
7aa81cc0 | 1067 | if (er != EMULATE_DONE) |
7ee5d940 | 1068 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); |
7aa81cc0 AL |
1069 | return 1; |
1070 | } | |
1071 | ||
e756fc62 | 1072 | static int nm_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
7807fa6c | 1073 | { |
a2fa3e9f | 1074 | svm->vmcb->control.intercept_exceptions &= ~(1 << NM_VECTOR); |
ad312c7c | 1075 | if (!(svm->vcpu.arch.cr0 & X86_CR0_TS)) |
a2fa3e9f | 1076 | svm->vmcb->save.cr0 &= ~X86_CR0_TS; |
e756fc62 | 1077 | svm->vcpu.fpu_active = 1; |
a2fa3e9f GH |
1078 | |
1079 | return 1; | |
7807fa6c AL |
1080 | } |
1081 | ||
53371b50 JR |
1082 | static int mc_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
1083 | { | |
1084 | /* | |
1085 | * On an #MC intercept the MCE handler is not called automatically in | |
1086 | * the host. So do it by hand here. | |
1087 | */ | |
1088 | asm volatile ( | |
1089 | "int $0x12\n"); | |
1090 | /* not sure if we ever come back to this point */ | |
1091 | ||
1092 | return 1; | |
1093 | } | |
1094 | ||
e756fc62 | 1095 | static int shutdown_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
46fe4ddd JR |
1096 | { |
1097 | /* | |
1098 | * VMCB is undefined after a SHUTDOWN intercept | |
1099 | * so reinitialize it. | |
1100 | */ | |
a2fa3e9f | 1101 | clear_page(svm->vmcb); |
e6101a96 | 1102 | init_vmcb(svm); |
46fe4ddd JR |
1103 | |
1104 | kvm_run->exit_reason = KVM_EXIT_SHUTDOWN; | |
1105 | return 0; | |
1106 | } | |
1107 | ||
e756fc62 | 1108 | static int io_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 1109 | { |
d77c26fc | 1110 | u32 io_info = svm->vmcb->control.exit_info_1; /* address size bug? */ |
039576c0 AK |
1111 | int size, down, in, string, rep; |
1112 | unsigned port; | |
6aa8b732 | 1113 | |
e756fc62 | 1114 | ++svm->vcpu.stat.io_exits; |
6aa8b732 | 1115 | |
a2fa3e9f | 1116 | svm->next_rip = svm->vmcb->control.exit_info_2; |
6aa8b732 | 1117 | |
e70669ab LV |
1118 | string = (io_info & SVM_IOIO_STR_MASK) != 0; |
1119 | ||
1120 | if (string) { | |
3427318f LV |
1121 | if (emulate_instruction(&svm->vcpu, |
1122 | kvm_run, 0, 0, 0) == EMULATE_DO_MMIO) | |
e70669ab LV |
1123 | return 0; |
1124 | return 1; | |
1125 | } | |
1126 | ||
039576c0 AK |
1127 | in = (io_info & SVM_IOIO_TYPE_MASK) != 0; |
1128 | port = io_info >> 16; | |
1129 | size = (io_info & SVM_IOIO_SIZE_MASK) >> SVM_IOIO_SIZE_SHIFT; | |
039576c0 | 1130 | rep = (io_info & SVM_IOIO_REP_MASK) != 0; |
a2fa3e9f | 1131 | down = (svm->vmcb->save.rflags & X86_EFLAGS_DF) != 0; |
6aa8b732 | 1132 | |
e93f36bc | 1133 | skip_emulated_instruction(&svm->vcpu); |
3090dd73 | 1134 | return kvm_emulate_pio(&svm->vcpu, kvm_run, in, size, port); |
6aa8b732 AK |
1135 | } |
1136 | ||
c47f098d JR |
1137 | static int nmi_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
1138 | { | |
af9ca2d7 | 1139 | KVMTRACE_0D(NMI, &svm->vcpu, handler); |
c47f098d JR |
1140 | return 1; |
1141 | } | |
1142 | ||
a0698055 JR |
1143 | static int intr_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
1144 | { | |
1145 | ++svm->vcpu.stat.irq_exits; | |
af9ca2d7 | 1146 | KVMTRACE_0D(INTR, &svm->vcpu, handler); |
a0698055 JR |
1147 | return 1; |
1148 | } | |
1149 | ||
e756fc62 | 1150 | static int nop_on_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 AK |
1151 | { |
1152 | return 1; | |
1153 | } | |
1154 | ||
e756fc62 | 1155 | static int halt_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 1156 | { |
5fdbf976 | 1157 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 1; |
e756fc62 RR |
1158 | skip_emulated_instruction(&svm->vcpu); |
1159 | return kvm_emulate_halt(&svm->vcpu); | |
6aa8b732 AK |
1160 | } |
1161 | ||
e756fc62 | 1162 | static int vmmcall_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
02e235bc | 1163 | { |
5fdbf976 | 1164 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; |
e756fc62 | 1165 | skip_emulated_instruction(&svm->vcpu); |
7aa81cc0 AL |
1166 | kvm_emulate_hypercall(&svm->vcpu); |
1167 | return 1; | |
02e235bc AK |
1168 | } |
1169 | ||
c0725420 AG |
1170 | static int nested_svm_check_permissions(struct vcpu_svm *svm) |
1171 | { | |
1172 | if (!(svm->vcpu.arch.shadow_efer & EFER_SVME) | |
1173 | || !is_paging(&svm->vcpu)) { | |
1174 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); | |
1175 | return 1; | |
1176 | } | |
1177 | ||
1178 | if (svm->vmcb->save.cpl) { | |
1179 | kvm_inject_gp(&svm->vcpu, 0); | |
1180 | return 1; | |
1181 | } | |
1182 | ||
1183 | return 0; | |
1184 | } | |
1185 | ||
1186 | static struct page *nested_svm_get_page(struct vcpu_svm *svm, u64 gpa) | |
1187 | { | |
1188 | struct page *page; | |
1189 | ||
1190 | down_read(¤t->mm->mmap_sem); | |
1191 | page = gfn_to_page(svm->vcpu.kvm, gpa >> PAGE_SHIFT); | |
1192 | up_read(¤t->mm->mmap_sem); | |
1193 | ||
1194 | if (is_error_page(page)) { | |
1195 | printk(KERN_INFO "%s: could not find page at 0x%llx\n", | |
1196 | __func__, gpa); | |
1197 | kvm_release_page_clean(page); | |
1198 | kvm_inject_gp(&svm->vcpu, 0); | |
1199 | return NULL; | |
1200 | } | |
1201 | return page; | |
1202 | } | |
1203 | ||
1204 | static int nested_svm_do(struct vcpu_svm *svm, | |
1205 | u64 arg1_gpa, u64 arg2_gpa, void *opaque, | |
1206 | int (*handler)(struct vcpu_svm *svm, | |
1207 | void *arg1, | |
1208 | void *arg2, | |
1209 | void *opaque)) | |
1210 | { | |
1211 | struct page *arg1_page; | |
1212 | struct page *arg2_page = NULL; | |
1213 | void *arg1; | |
1214 | void *arg2 = NULL; | |
1215 | int retval; | |
1216 | ||
1217 | arg1_page = nested_svm_get_page(svm, arg1_gpa); | |
1218 | if(arg1_page == NULL) | |
1219 | return 1; | |
1220 | ||
1221 | if (arg2_gpa) { | |
1222 | arg2_page = nested_svm_get_page(svm, arg2_gpa); | |
1223 | if(arg2_page == NULL) { | |
1224 | kvm_release_page_clean(arg1_page); | |
1225 | return 1; | |
1226 | } | |
1227 | } | |
1228 | ||
1229 | arg1 = kmap_atomic(arg1_page, KM_USER0); | |
1230 | if (arg2_gpa) | |
1231 | arg2 = kmap_atomic(arg2_page, KM_USER1); | |
1232 | ||
1233 | retval = handler(svm, arg1, arg2, opaque); | |
1234 | ||
1235 | kunmap_atomic(arg1, KM_USER0); | |
1236 | if (arg2_gpa) | |
1237 | kunmap_atomic(arg2, KM_USER1); | |
1238 | ||
1239 | kvm_release_page_dirty(arg1_page); | |
1240 | if (arg2_gpa) | |
1241 | kvm_release_page_dirty(arg2_page); | |
1242 | ||
1243 | return retval; | |
1244 | } | |
1245 | ||
1371d904 AG |
1246 | static int stgi_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
1247 | { | |
1248 | if (nested_svm_check_permissions(svm)) | |
1249 | return 1; | |
1250 | ||
1251 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; | |
1252 | skip_emulated_instruction(&svm->vcpu); | |
1253 | ||
1254 | svm->vcpu.arch.hflags |= HF_GIF_MASK; | |
1255 | ||
1256 | return 1; | |
1257 | } | |
1258 | ||
1259 | static int clgi_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) | |
1260 | { | |
1261 | if (nested_svm_check_permissions(svm)) | |
1262 | return 1; | |
1263 | ||
1264 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; | |
1265 | skip_emulated_instruction(&svm->vcpu); | |
1266 | ||
1267 | svm->vcpu.arch.hflags &= ~HF_GIF_MASK; | |
1268 | ||
1269 | /* After a CLGI no interrupts should come */ | |
1270 | svm_clear_vintr(svm); | |
1271 | svm->vmcb->control.int_ctl &= ~V_IRQ_MASK; | |
1272 | ||
1273 | return 1; | |
1274 | } | |
1275 | ||
e756fc62 RR |
1276 | static int invalid_op_interception(struct vcpu_svm *svm, |
1277 | struct kvm_run *kvm_run) | |
6aa8b732 | 1278 | { |
7ee5d940 | 1279 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); |
6aa8b732 AK |
1280 | return 1; |
1281 | } | |
1282 | ||
e756fc62 RR |
1283 | static int task_switch_interception(struct vcpu_svm *svm, |
1284 | struct kvm_run *kvm_run) | |
6aa8b732 | 1285 | { |
37817f29 IE |
1286 | u16 tss_selector; |
1287 | ||
1288 | tss_selector = (u16)svm->vmcb->control.exit_info_1; | |
1289 | if (svm->vmcb->control.exit_info_2 & | |
1290 | (1ULL << SVM_EXITINFOSHIFT_TS_REASON_IRET)) | |
1291 | return kvm_task_switch(&svm->vcpu, tss_selector, | |
1292 | TASK_SWITCH_IRET); | |
1293 | if (svm->vmcb->control.exit_info_2 & | |
1294 | (1ULL << SVM_EXITINFOSHIFT_TS_REASON_JMP)) | |
1295 | return kvm_task_switch(&svm->vcpu, tss_selector, | |
1296 | TASK_SWITCH_JMP); | |
1297 | return kvm_task_switch(&svm->vcpu, tss_selector, TASK_SWITCH_CALL); | |
6aa8b732 AK |
1298 | } |
1299 | ||
e756fc62 | 1300 | static int cpuid_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 1301 | { |
5fdbf976 | 1302 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 2; |
e756fc62 | 1303 | kvm_emulate_cpuid(&svm->vcpu); |
06465c5a | 1304 | return 1; |
6aa8b732 AK |
1305 | } |
1306 | ||
a7052897 MT |
1307 | static int invlpg_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
1308 | { | |
1309 | if (emulate_instruction(&svm->vcpu, kvm_run, 0, 0, 0) != EMULATE_DONE) | |
1310 | pr_unimpl(&svm->vcpu, "%s: failed\n", __func__); | |
1311 | return 1; | |
1312 | } | |
1313 | ||
e756fc62 RR |
1314 | static int emulate_on_interception(struct vcpu_svm *svm, |
1315 | struct kvm_run *kvm_run) | |
6aa8b732 | 1316 | { |
3427318f | 1317 | if (emulate_instruction(&svm->vcpu, NULL, 0, 0, 0) != EMULATE_DONE) |
b8688d51 | 1318 | pr_unimpl(&svm->vcpu, "%s: failed\n", __func__); |
6aa8b732 AK |
1319 | return 1; |
1320 | } | |
1321 | ||
1d075434 JR |
1322 | static int cr8_write_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
1323 | { | |
1324 | emulate_instruction(&svm->vcpu, NULL, 0, 0, 0); | |
1325 | if (irqchip_in_kernel(svm->vcpu.kvm)) | |
1326 | return 1; | |
1327 | kvm_run->exit_reason = KVM_EXIT_SET_TPR; | |
1328 | return 0; | |
1329 | } | |
1330 | ||
6aa8b732 AK |
1331 | static int svm_get_msr(struct kvm_vcpu *vcpu, unsigned ecx, u64 *data) |
1332 | { | |
a2fa3e9f GH |
1333 | struct vcpu_svm *svm = to_svm(vcpu); |
1334 | ||
6aa8b732 | 1335 | switch (ecx) { |
6aa8b732 AK |
1336 | case MSR_IA32_TIME_STAMP_COUNTER: { |
1337 | u64 tsc; | |
1338 | ||
1339 | rdtscll(tsc); | |
a2fa3e9f | 1340 | *data = svm->vmcb->control.tsc_offset + tsc; |
6aa8b732 AK |
1341 | break; |
1342 | } | |
0e859cac | 1343 | case MSR_K6_STAR: |
a2fa3e9f | 1344 | *data = svm->vmcb->save.star; |
6aa8b732 | 1345 | break; |
0e859cac | 1346 | #ifdef CONFIG_X86_64 |
6aa8b732 | 1347 | case MSR_LSTAR: |
a2fa3e9f | 1348 | *data = svm->vmcb->save.lstar; |
6aa8b732 AK |
1349 | break; |
1350 | case MSR_CSTAR: | |
a2fa3e9f | 1351 | *data = svm->vmcb->save.cstar; |
6aa8b732 AK |
1352 | break; |
1353 | case MSR_KERNEL_GS_BASE: | |
a2fa3e9f | 1354 | *data = svm->vmcb->save.kernel_gs_base; |
6aa8b732 AK |
1355 | break; |
1356 | case MSR_SYSCALL_MASK: | |
a2fa3e9f | 1357 | *data = svm->vmcb->save.sfmask; |
6aa8b732 AK |
1358 | break; |
1359 | #endif | |
1360 | case MSR_IA32_SYSENTER_CS: | |
a2fa3e9f | 1361 | *data = svm->vmcb->save.sysenter_cs; |
6aa8b732 AK |
1362 | break; |
1363 | case MSR_IA32_SYSENTER_EIP: | |
a2fa3e9f | 1364 | *data = svm->vmcb->save.sysenter_eip; |
6aa8b732 AK |
1365 | break; |
1366 | case MSR_IA32_SYSENTER_ESP: | |
a2fa3e9f | 1367 | *data = svm->vmcb->save.sysenter_esp; |
6aa8b732 | 1368 | break; |
a2938c80 JR |
1369 | /* Nobody will change the following 5 values in the VMCB so |
1370 | we can safely return them on rdmsr. They will always be 0 | |
1371 | until LBRV is implemented. */ | |
1372 | case MSR_IA32_DEBUGCTLMSR: | |
1373 | *data = svm->vmcb->save.dbgctl; | |
1374 | break; | |
1375 | case MSR_IA32_LASTBRANCHFROMIP: | |
1376 | *data = svm->vmcb->save.br_from; | |
1377 | break; | |
1378 | case MSR_IA32_LASTBRANCHTOIP: | |
1379 | *data = svm->vmcb->save.br_to; | |
1380 | break; | |
1381 | case MSR_IA32_LASTINTFROMIP: | |
1382 | *data = svm->vmcb->save.last_excp_from; | |
1383 | break; | |
1384 | case MSR_IA32_LASTINTTOIP: | |
1385 | *data = svm->vmcb->save.last_excp_to; | |
1386 | break; | |
b286d5d8 AG |
1387 | case MSR_VM_HSAVE_PA: |
1388 | *data = svm->hsave_msr; | |
1389 | break; | |
6aa8b732 | 1390 | default: |
3bab1f5d | 1391 | return kvm_get_msr_common(vcpu, ecx, data); |
6aa8b732 AK |
1392 | } |
1393 | return 0; | |
1394 | } | |
1395 | ||
e756fc62 | 1396 | static int rdmsr_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 1397 | { |
ad312c7c | 1398 | u32 ecx = svm->vcpu.arch.regs[VCPU_REGS_RCX]; |
6aa8b732 AK |
1399 | u64 data; |
1400 | ||
e756fc62 | 1401 | if (svm_get_msr(&svm->vcpu, ecx, &data)) |
c1a5d4f9 | 1402 | kvm_inject_gp(&svm->vcpu, 0); |
6aa8b732 | 1403 | else { |
af9ca2d7 JR |
1404 | KVMTRACE_3D(MSR_READ, &svm->vcpu, ecx, (u32)data, |
1405 | (u32)(data >> 32), handler); | |
1406 | ||
5fdbf976 | 1407 | svm->vcpu.arch.regs[VCPU_REGS_RAX] = data & 0xffffffff; |
ad312c7c | 1408 | svm->vcpu.arch.regs[VCPU_REGS_RDX] = data >> 32; |
5fdbf976 | 1409 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 2; |
e756fc62 | 1410 | skip_emulated_instruction(&svm->vcpu); |
6aa8b732 AK |
1411 | } |
1412 | return 1; | |
1413 | } | |
1414 | ||
1415 | static int svm_set_msr(struct kvm_vcpu *vcpu, unsigned ecx, u64 data) | |
1416 | { | |
a2fa3e9f GH |
1417 | struct vcpu_svm *svm = to_svm(vcpu); |
1418 | ||
6aa8b732 | 1419 | switch (ecx) { |
6aa8b732 AK |
1420 | case MSR_IA32_TIME_STAMP_COUNTER: { |
1421 | u64 tsc; | |
1422 | ||
1423 | rdtscll(tsc); | |
a2fa3e9f | 1424 | svm->vmcb->control.tsc_offset = data - tsc; |
6aa8b732 AK |
1425 | break; |
1426 | } | |
0e859cac | 1427 | case MSR_K6_STAR: |
a2fa3e9f | 1428 | svm->vmcb->save.star = data; |
6aa8b732 | 1429 | break; |
49b14f24 | 1430 | #ifdef CONFIG_X86_64 |
6aa8b732 | 1431 | case MSR_LSTAR: |
a2fa3e9f | 1432 | svm->vmcb->save.lstar = data; |
6aa8b732 AK |
1433 | break; |
1434 | case MSR_CSTAR: | |
a2fa3e9f | 1435 | svm->vmcb->save.cstar = data; |
6aa8b732 AK |
1436 | break; |
1437 | case MSR_KERNEL_GS_BASE: | |
a2fa3e9f | 1438 | svm->vmcb->save.kernel_gs_base = data; |
6aa8b732 AK |
1439 | break; |
1440 | case MSR_SYSCALL_MASK: | |
a2fa3e9f | 1441 | svm->vmcb->save.sfmask = data; |
6aa8b732 AK |
1442 | break; |
1443 | #endif | |
1444 | case MSR_IA32_SYSENTER_CS: | |
a2fa3e9f | 1445 | svm->vmcb->save.sysenter_cs = data; |
6aa8b732 AK |
1446 | break; |
1447 | case MSR_IA32_SYSENTER_EIP: | |
a2fa3e9f | 1448 | svm->vmcb->save.sysenter_eip = data; |
6aa8b732 AK |
1449 | break; |
1450 | case MSR_IA32_SYSENTER_ESP: | |
a2fa3e9f | 1451 | svm->vmcb->save.sysenter_esp = data; |
6aa8b732 | 1452 | break; |
a2938c80 | 1453 | case MSR_IA32_DEBUGCTLMSR: |
24e09cbf JR |
1454 | if (!svm_has(SVM_FEATURE_LBRV)) { |
1455 | pr_unimpl(vcpu, "%s: MSR_IA32_DEBUGCTL 0x%llx, nop\n", | |
b8688d51 | 1456 | __func__, data); |
24e09cbf JR |
1457 | break; |
1458 | } | |
1459 | if (data & DEBUGCTL_RESERVED_BITS) | |
1460 | return 1; | |
1461 | ||
1462 | svm->vmcb->save.dbgctl = data; | |
1463 | if (data & (1ULL<<0)) | |
1464 | svm_enable_lbrv(svm); | |
1465 | else | |
1466 | svm_disable_lbrv(svm); | |
a2938c80 | 1467 | break; |
62b9abaa JR |
1468 | case MSR_K7_EVNTSEL0: |
1469 | case MSR_K7_EVNTSEL1: | |
1470 | case MSR_K7_EVNTSEL2: | |
1471 | case MSR_K7_EVNTSEL3: | |
14ae51b6 CL |
1472 | case MSR_K7_PERFCTR0: |
1473 | case MSR_K7_PERFCTR1: | |
1474 | case MSR_K7_PERFCTR2: | |
1475 | case MSR_K7_PERFCTR3: | |
62b9abaa | 1476 | /* |
14ae51b6 CL |
1477 | * Just discard all writes to the performance counters; this |
1478 | * should keep both older linux and windows 64-bit guests | |
1479 | * happy | |
62b9abaa | 1480 | */ |
14ae51b6 CL |
1481 | pr_unimpl(vcpu, "unimplemented perfctr wrmsr: 0x%x data 0x%llx\n", ecx, data); |
1482 | ||
b286d5d8 AG |
1483 | break; |
1484 | case MSR_VM_HSAVE_PA: | |
1485 | svm->hsave_msr = data; | |
62b9abaa | 1486 | break; |
6aa8b732 | 1487 | default: |
3bab1f5d | 1488 | return kvm_set_msr_common(vcpu, ecx, data); |
6aa8b732 AK |
1489 | } |
1490 | return 0; | |
1491 | } | |
1492 | ||
e756fc62 | 1493 | static int wrmsr_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 1494 | { |
ad312c7c | 1495 | u32 ecx = svm->vcpu.arch.regs[VCPU_REGS_RCX]; |
5fdbf976 | 1496 | u64 data = (svm->vcpu.arch.regs[VCPU_REGS_RAX] & -1u) |
ad312c7c | 1497 | | ((u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u) << 32); |
af9ca2d7 JR |
1498 | |
1499 | KVMTRACE_3D(MSR_WRITE, &svm->vcpu, ecx, (u32)data, (u32)(data >> 32), | |
1500 | handler); | |
1501 | ||
5fdbf976 | 1502 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 2; |
e756fc62 | 1503 | if (svm_set_msr(&svm->vcpu, ecx, data)) |
c1a5d4f9 | 1504 | kvm_inject_gp(&svm->vcpu, 0); |
6aa8b732 | 1505 | else |
e756fc62 | 1506 | skip_emulated_instruction(&svm->vcpu); |
6aa8b732 AK |
1507 | return 1; |
1508 | } | |
1509 | ||
e756fc62 | 1510 | static int msr_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 1511 | { |
e756fc62 RR |
1512 | if (svm->vmcb->control.exit_info_1) |
1513 | return wrmsr_interception(svm, kvm_run); | |
6aa8b732 | 1514 | else |
e756fc62 | 1515 | return rdmsr_interception(svm, kvm_run); |
6aa8b732 AK |
1516 | } |
1517 | ||
e756fc62 | 1518 | static int interrupt_window_interception(struct vcpu_svm *svm, |
c1150d8c DL |
1519 | struct kvm_run *kvm_run) |
1520 | { | |
af9ca2d7 JR |
1521 | KVMTRACE_0D(PEND_INTR, &svm->vcpu, handler); |
1522 | ||
f0b85051 | 1523 | svm_clear_vintr(svm); |
85f455f7 | 1524 | svm->vmcb->control.int_ctl &= ~V_IRQ_MASK; |
c1150d8c DL |
1525 | /* |
1526 | * If the user space waits to inject interrupts, exit as soon as | |
1527 | * possible | |
1528 | */ | |
1529 | if (kvm_run->request_interrupt_window && | |
ad312c7c | 1530 | !svm->vcpu.arch.irq_summary) { |
e756fc62 | 1531 | ++svm->vcpu.stat.irq_window_exits; |
c1150d8c DL |
1532 | kvm_run->exit_reason = KVM_EXIT_IRQ_WINDOW_OPEN; |
1533 | return 0; | |
1534 | } | |
1535 | ||
1536 | return 1; | |
1537 | } | |
1538 | ||
e756fc62 | 1539 | static int (*svm_exit_handlers[])(struct vcpu_svm *svm, |
6aa8b732 AK |
1540 | struct kvm_run *kvm_run) = { |
1541 | [SVM_EXIT_READ_CR0] = emulate_on_interception, | |
1542 | [SVM_EXIT_READ_CR3] = emulate_on_interception, | |
1543 | [SVM_EXIT_READ_CR4] = emulate_on_interception, | |
80a8119c | 1544 | [SVM_EXIT_READ_CR8] = emulate_on_interception, |
6aa8b732 AK |
1545 | /* for now: */ |
1546 | [SVM_EXIT_WRITE_CR0] = emulate_on_interception, | |
1547 | [SVM_EXIT_WRITE_CR3] = emulate_on_interception, | |
1548 | [SVM_EXIT_WRITE_CR4] = emulate_on_interception, | |
1d075434 | 1549 | [SVM_EXIT_WRITE_CR8] = cr8_write_interception, |
6aa8b732 AK |
1550 | [SVM_EXIT_READ_DR0] = emulate_on_interception, |
1551 | [SVM_EXIT_READ_DR1] = emulate_on_interception, | |
1552 | [SVM_EXIT_READ_DR2] = emulate_on_interception, | |
1553 | [SVM_EXIT_READ_DR3] = emulate_on_interception, | |
1554 | [SVM_EXIT_WRITE_DR0] = emulate_on_interception, | |
1555 | [SVM_EXIT_WRITE_DR1] = emulate_on_interception, | |
1556 | [SVM_EXIT_WRITE_DR2] = emulate_on_interception, | |
1557 | [SVM_EXIT_WRITE_DR3] = emulate_on_interception, | |
1558 | [SVM_EXIT_WRITE_DR5] = emulate_on_interception, | |
1559 | [SVM_EXIT_WRITE_DR7] = emulate_on_interception, | |
7aa81cc0 | 1560 | [SVM_EXIT_EXCP_BASE + UD_VECTOR] = ud_interception, |
6aa8b732 | 1561 | [SVM_EXIT_EXCP_BASE + PF_VECTOR] = pf_interception, |
7807fa6c | 1562 | [SVM_EXIT_EXCP_BASE + NM_VECTOR] = nm_interception, |
53371b50 | 1563 | [SVM_EXIT_EXCP_BASE + MC_VECTOR] = mc_interception, |
a0698055 | 1564 | [SVM_EXIT_INTR] = intr_interception, |
c47f098d | 1565 | [SVM_EXIT_NMI] = nmi_interception, |
6aa8b732 AK |
1566 | [SVM_EXIT_SMI] = nop_on_interception, |
1567 | [SVM_EXIT_INIT] = nop_on_interception, | |
c1150d8c | 1568 | [SVM_EXIT_VINTR] = interrupt_window_interception, |
6aa8b732 AK |
1569 | /* [SVM_EXIT_CR0_SEL_WRITE] = emulate_on_interception, */ |
1570 | [SVM_EXIT_CPUID] = cpuid_interception, | |
cf5a94d1 | 1571 | [SVM_EXIT_INVD] = emulate_on_interception, |
6aa8b732 | 1572 | [SVM_EXIT_HLT] = halt_interception, |
a7052897 | 1573 | [SVM_EXIT_INVLPG] = invlpg_interception, |
6aa8b732 AK |
1574 | [SVM_EXIT_INVLPGA] = invalid_op_interception, |
1575 | [SVM_EXIT_IOIO] = io_interception, | |
1576 | [SVM_EXIT_MSR] = msr_interception, | |
1577 | [SVM_EXIT_TASK_SWITCH] = task_switch_interception, | |
46fe4ddd | 1578 | [SVM_EXIT_SHUTDOWN] = shutdown_interception, |
6aa8b732 | 1579 | [SVM_EXIT_VMRUN] = invalid_op_interception, |
02e235bc | 1580 | [SVM_EXIT_VMMCALL] = vmmcall_interception, |
6aa8b732 AK |
1581 | [SVM_EXIT_VMLOAD] = invalid_op_interception, |
1582 | [SVM_EXIT_VMSAVE] = invalid_op_interception, | |
1371d904 AG |
1583 | [SVM_EXIT_STGI] = stgi_interception, |
1584 | [SVM_EXIT_CLGI] = clgi_interception, | |
6aa8b732 | 1585 | [SVM_EXIT_SKINIT] = invalid_op_interception, |
cf5a94d1 | 1586 | [SVM_EXIT_WBINVD] = emulate_on_interception, |
916ce236 JR |
1587 | [SVM_EXIT_MONITOR] = invalid_op_interception, |
1588 | [SVM_EXIT_MWAIT] = invalid_op_interception, | |
709ddebf | 1589 | [SVM_EXIT_NPF] = pf_interception, |
6aa8b732 AK |
1590 | }; |
1591 | ||
04d2cc77 | 1592 | static int handle_exit(struct kvm_run *kvm_run, struct kvm_vcpu *vcpu) |
6aa8b732 | 1593 | { |
04d2cc77 | 1594 | struct vcpu_svm *svm = to_svm(vcpu); |
a2fa3e9f | 1595 | u32 exit_code = svm->vmcb->control.exit_code; |
6aa8b732 | 1596 | |
af9ca2d7 JR |
1597 | KVMTRACE_3D(VMEXIT, vcpu, exit_code, (u32)svm->vmcb->save.rip, |
1598 | (u32)((u64)svm->vmcb->save.rip >> 32), entryexit); | |
1599 | ||
709ddebf JR |
1600 | if (npt_enabled) { |
1601 | int mmu_reload = 0; | |
1602 | if ((vcpu->arch.cr0 ^ svm->vmcb->save.cr0) & X86_CR0_PG) { | |
1603 | svm_set_cr0(vcpu, svm->vmcb->save.cr0); | |
1604 | mmu_reload = 1; | |
1605 | } | |
1606 | vcpu->arch.cr0 = svm->vmcb->save.cr0; | |
1607 | vcpu->arch.cr3 = svm->vmcb->save.cr3; | |
1608 | if (is_paging(vcpu) && is_pae(vcpu) && !is_long_mode(vcpu)) { | |
1609 | if (!load_pdptrs(vcpu, vcpu->arch.cr3)) { | |
1610 | kvm_inject_gp(vcpu, 0); | |
1611 | return 1; | |
1612 | } | |
1613 | } | |
1614 | if (mmu_reload) { | |
1615 | kvm_mmu_reset_context(vcpu); | |
1616 | kvm_mmu_load(vcpu); | |
1617 | } | |
1618 | } | |
1619 | ||
04d2cc77 AK |
1620 | kvm_reput_irq(svm); |
1621 | ||
1622 | if (svm->vmcb->control.exit_code == SVM_EXIT_ERR) { | |
1623 | kvm_run->exit_reason = KVM_EXIT_FAIL_ENTRY; | |
1624 | kvm_run->fail_entry.hardware_entry_failure_reason | |
1625 | = svm->vmcb->control.exit_code; | |
1626 | return 0; | |
1627 | } | |
1628 | ||
a2fa3e9f | 1629 | if (is_external_interrupt(svm->vmcb->control.exit_int_info) && |
709ddebf JR |
1630 | exit_code != SVM_EXIT_EXCP_BASE + PF_VECTOR && |
1631 | exit_code != SVM_EXIT_NPF) | |
6aa8b732 AK |
1632 | printk(KERN_ERR "%s: unexpected exit_ini_info 0x%x " |
1633 | "exit_code 0x%x\n", | |
b8688d51 | 1634 | __func__, svm->vmcb->control.exit_int_info, |
6aa8b732 AK |
1635 | exit_code); |
1636 | ||
9d8f549d | 1637 | if (exit_code >= ARRAY_SIZE(svm_exit_handlers) |
56919c5c | 1638 | || !svm_exit_handlers[exit_code]) { |
6aa8b732 | 1639 | kvm_run->exit_reason = KVM_EXIT_UNKNOWN; |
364b625b | 1640 | kvm_run->hw.hardware_exit_reason = exit_code; |
6aa8b732 AK |
1641 | return 0; |
1642 | } | |
1643 | ||
e756fc62 | 1644 | return svm_exit_handlers[exit_code](svm, kvm_run); |
6aa8b732 AK |
1645 | } |
1646 | ||
1647 | static void reload_tss(struct kvm_vcpu *vcpu) | |
1648 | { | |
1649 | int cpu = raw_smp_processor_id(); | |
1650 | ||
1651 | struct svm_cpu_data *svm_data = per_cpu(svm_data, cpu); | |
d77c26fc | 1652 | svm_data->tss_desc->type = 9; /* available 32/64-bit TSS */ |
6aa8b732 AK |
1653 | load_TR_desc(); |
1654 | } | |
1655 | ||
e756fc62 | 1656 | static void pre_svm_run(struct vcpu_svm *svm) |
6aa8b732 AK |
1657 | { |
1658 | int cpu = raw_smp_processor_id(); | |
1659 | ||
1660 | struct svm_cpu_data *svm_data = per_cpu(svm_data, cpu); | |
1661 | ||
a2fa3e9f | 1662 | svm->vmcb->control.tlb_ctl = TLB_CONTROL_DO_NOTHING; |
e756fc62 | 1663 | if (svm->vcpu.cpu != cpu || |
a2fa3e9f | 1664 | svm->asid_generation != svm_data->asid_generation) |
e756fc62 | 1665 | new_asid(svm, svm_data); |
6aa8b732 AK |
1666 | } |
1667 | ||
1668 | ||
85f455f7 | 1669 | static inline void svm_inject_irq(struct vcpu_svm *svm, int irq) |
6aa8b732 AK |
1670 | { |
1671 | struct vmcb_control_area *control; | |
1672 | ||
af9ca2d7 JR |
1673 | KVMTRACE_1D(INJ_VIRQ, &svm->vcpu, (u32)irq, handler); |
1674 | ||
fa89a817 | 1675 | ++svm->vcpu.stat.irq_injections; |
e756fc62 | 1676 | control = &svm->vmcb->control; |
85f455f7 | 1677 | control->int_vector = irq; |
6aa8b732 AK |
1678 | control->int_ctl &= ~V_INTR_PRIO_MASK; |
1679 | control->int_ctl |= V_IRQ_MASK | | |
1680 | ((/*control->int_vector >> 4*/ 0xf) << V_INTR_PRIO_SHIFT); | |
1681 | } | |
1682 | ||
2a8067f1 ED |
1683 | static void svm_set_irq(struct kvm_vcpu *vcpu, int irq) |
1684 | { | |
1685 | struct vcpu_svm *svm = to_svm(vcpu); | |
1686 | ||
1687 | svm_inject_irq(svm, irq); | |
1688 | } | |
1689 | ||
aaacfc9a JR |
1690 | static void update_cr8_intercept(struct kvm_vcpu *vcpu) |
1691 | { | |
1692 | struct vcpu_svm *svm = to_svm(vcpu); | |
1693 | struct vmcb *vmcb = svm->vmcb; | |
1694 | int max_irr, tpr; | |
1695 | ||
1696 | if (!irqchip_in_kernel(vcpu->kvm) || vcpu->arch.apic->vapic_addr) | |
1697 | return; | |
1698 | ||
1699 | vmcb->control.intercept_cr_write &= ~INTERCEPT_CR8_MASK; | |
1700 | ||
1701 | max_irr = kvm_lapic_find_highest_irr(vcpu); | |
1702 | if (max_irr == -1) | |
1703 | return; | |
1704 | ||
1705 | tpr = kvm_lapic_get_cr8(vcpu) << 4; | |
1706 | ||
1707 | if (tpr >= (max_irr & 0xf0)) | |
1708 | vmcb->control.intercept_cr_write |= INTERCEPT_CR8_MASK; | |
1709 | } | |
1710 | ||
04d2cc77 | 1711 | static void svm_intr_assist(struct kvm_vcpu *vcpu) |
6aa8b732 | 1712 | { |
04d2cc77 | 1713 | struct vcpu_svm *svm = to_svm(vcpu); |
85f455f7 ED |
1714 | struct vmcb *vmcb = svm->vmcb; |
1715 | int intr_vector = -1; | |
1716 | ||
1717 | if ((vmcb->control.exit_int_info & SVM_EVTINJ_VALID) && | |
1718 | ((vmcb->control.exit_int_info & SVM_EVTINJ_TYPE_MASK) == 0)) { | |
1719 | intr_vector = vmcb->control.exit_int_info & | |
1720 | SVM_EVTINJ_VEC_MASK; | |
1721 | vmcb->control.exit_int_info = 0; | |
1722 | svm_inject_irq(svm, intr_vector); | |
aaacfc9a | 1723 | goto out; |
85f455f7 ED |
1724 | } |
1725 | ||
1726 | if (vmcb->control.int_ctl & V_IRQ_MASK) | |
aaacfc9a | 1727 | goto out; |
85f455f7 | 1728 | |
1b9778da | 1729 | if (!kvm_cpu_has_interrupt(vcpu)) |
aaacfc9a | 1730 | goto out; |
85f455f7 | 1731 | |
1371d904 AG |
1732 | if (!(svm->vcpu.arch.hflags & HF_GIF_MASK)) |
1733 | goto out; | |
1734 | ||
85f455f7 ED |
1735 | if (!(vmcb->save.rflags & X86_EFLAGS_IF) || |
1736 | (vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK) || | |
1737 | (vmcb->control.event_inj & SVM_EVTINJ_VALID)) { | |
1738 | /* unable to deliver irq, set pending irq */ | |
f0b85051 | 1739 | svm_set_vintr(svm); |
85f455f7 | 1740 | svm_inject_irq(svm, 0x0); |
aaacfc9a | 1741 | goto out; |
85f455f7 ED |
1742 | } |
1743 | /* Okay, we can deliver the interrupt: grab it and update PIC state. */ | |
1b9778da | 1744 | intr_vector = kvm_cpu_get_interrupt(vcpu); |
85f455f7 | 1745 | svm_inject_irq(svm, intr_vector); |
aaacfc9a JR |
1746 | out: |
1747 | update_cr8_intercept(vcpu); | |
85f455f7 ED |
1748 | } |
1749 | ||
1750 | static void kvm_reput_irq(struct vcpu_svm *svm) | |
1751 | { | |
e756fc62 | 1752 | struct vmcb_control_area *control = &svm->vmcb->control; |
6aa8b732 | 1753 | |
7017fc3d ED |
1754 | if ((control->int_ctl & V_IRQ_MASK) |
1755 | && !irqchip_in_kernel(svm->vcpu.kvm)) { | |
6aa8b732 | 1756 | control->int_ctl &= ~V_IRQ_MASK; |
e756fc62 | 1757 | push_irq(&svm->vcpu, control->int_vector); |
6aa8b732 | 1758 | } |
c1150d8c | 1759 | |
ad312c7c | 1760 | svm->vcpu.arch.interrupt_window_open = |
1371d904 AG |
1761 | !(control->int_state & SVM_INTERRUPT_SHADOW_MASK) && |
1762 | (svm->vcpu.arch.hflags & HF_GIF_MASK); | |
c1150d8c DL |
1763 | } |
1764 | ||
85f455f7 ED |
1765 | static void svm_do_inject_vector(struct vcpu_svm *svm) |
1766 | { | |
1767 | struct kvm_vcpu *vcpu = &svm->vcpu; | |
ad312c7c ZX |
1768 | int word_index = __ffs(vcpu->arch.irq_summary); |
1769 | int bit_index = __ffs(vcpu->arch.irq_pending[word_index]); | |
85f455f7 ED |
1770 | int irq = word_index * BITS_PER_LONG + bit_index; |
1771 | ||
ad312c7c ZX |
1772 | clear_bit(bit_index, &vcpu->arch.irq_pending[word_index]); |
1773 | if (!vcpu->arch.irq_pending[word_index]) | |
1774 | clear_bit(word_index, &vcpu->arch.irq_summary); | |
85f455f7 ED |
1775 | svm_inject_irq(svm, irq); |
1776 | } | |
1777 | ||
04d2cc77 | 1778 | static void do_interrupt_requests(struct kvm_vcpu *vcpu, |
c1150d8c DL |
1779 | struct kvm_run *kvm_run) |
1780 | { | |
04d2cc77 | 1781 | struct vcpu_svm *svm = to_svm(vcpu); |
a2fa3e9f | 1782 | struct vmcb_control_area *control = &svm->vmcb->control; |
c1150d8c | 1783 | |
ad312c7c | 1784 | svm->vcpu.arch.interrupt_window_open = |
c1150d8c | 1785 | (!(control->int_state & SVM_INTERRUPT_SHADOW_MASK) && |
1371d904 AG |
1786 | (svm->vmcb->save.rflags & X86_EFLAGS_IF) && |
1787 | (svm->vcpu.arch.hflags & HF_GIF_MASK)); | |
c1150d8c | 1788 | |
ad312c7c | 1789 | if (svm->vcpu.arch.interrupt_window_open && svm->vcpu.arch.irq_summary) |
c1150d8c DL |
1790 | /* |
1791 | * If interrupts enabled, and not blocked by sti or mov ss. Good. | |
1792 | */ | |
85f455f7 | 1793 | svm_do_inject_vector(svm); |
c1150d8c DL |
1794 | |
1795 | /* | |
1796 | * Interrupts blocked. Wait for unblock. | |
1797 | */ | |
ad312c7c ZX |
1798 | if (!svm->vcpu.arch.interrupt_window_open && |
1799 | (svm->vcpu.arch.irq_summary || kvm_run->request_interrupt_window)) | |
f0b85051 AG |
1800 | svm_set_vintr(svm); |
1801 | else | |
1802 | svm_clear_vintr(svm); | |
c1150d8c DL |
1803 | } |
1804 | ||
cbc94022 IE |
1805 | static int svm_set_tss_addr(struct kvm *kvm, unsigned int addr) |
1806 | { | |
1807 | return 0; | |
1808 | } | |
1809 | ||
6aa8b732 AK |
1810 | static void save_db_regs(unsigned long *db_regs) |
1811 | { | |
5aff458e AK |
1812 | asm volatile ("mov %%dr0, %0" : "=r"(db_regs[0])); |
1813 | asm volatile ("mov %%dr1, %0" : "=r"(db_regs[1])); | |
1814 | asm volatile ("mov %%dr2, %0" : "=r"(db_regs[2])); | |
1815 | asm volatile ("mov %%dr3, %0" : "=r"(db_regs[3])); | |
6aa8b732 AK |
1816 | } |
1817 | ||
1818 | static void load_db_regs(unsigned long *db_regs) | |
1819 | { | |
5aff458e AK |
1820 | asm volatile ("mov %0, %%dr0" : : "r"(db_regs[0])); |
1821 | asm volatile ("mov %0, %%dr1" : : "r"(db_regs[1])); | |
1822 | asm volatile ("mov %0, %%dr2" : : "r"(db_regs[2])); | |
1823 | asm volatile ("mov %0, %%dr3" : : "r"(db_regs[3])); | |
6aa8b732 AK |
1824 | } |
1825 | ||
d9e368d6 AK |
1826 | static void svm_flush_tlb(struct kvm_vcpu *vcpu) |
1827 | { | |
1828 | force_new_asid(vcpu); | |
1829 | } | |
1830 | ||
04d2cc77 AK |
1831 | static void svm_prepare_guest_switch(struct kvm_vcpu *vcpu) |
1832 | { | |
1833 | } | |
1834 | ||
d7bf8221 JR |
1835 | static inline void sync_cr8_to_lapic(struct kvm_vcpu *vcpu) |
1836 | { | |
1837 | struct vcpu_svm *svm = to_svm(vcpu); | |
1838 | ||
1839 | if (!(svm->vmcb->control.intercept_cr_write & INTERCEPT_CR8_MASK)) { | |
1840 | int cr8 = svm->vmcb->control.int_ctl & V_TPR_MASK; | |
1841 | kvm_lapic_set_tpr(vcpu, cr8); | |
1842 | } | |
1843 | } | |
1844 | ||
649d6864 JR |
1845 | static inline void sync_lapic_to_cr8(struct kvm_vcpu *vcpu) |
1846 | { | |
1847 | struct vcpu_svm *svm = to_svm(vcpu); | |
1848 | u64 cr8; | |
1849 | ||
1850 | if (!irqchip_in_kernel(vcpu->kvm)) | |
1851 | return; | |
1852 | ||
1853 | cr8 = kvm_get_cr8(vcpu); | |
1854 | svm->vmcb->control.int_ctl &= ~V_TPR_MASK; | |
1855 | svm->vmcb->control.int_ctl |= cr8 & V_TPR_MASK; | |
1856 | } | |
1857 | ||
80e31d4f AK |
1858 | #ifdef CONFIG_X86_64 |
1859 | #define R "r" | |
1860 | #else | |
1861 | #define R "e" | |
1862 | #endif | |
1863 | ||
04d2cc77 | 1864 | static void svm_vcpu_run(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run) |
6aa8b732 | 1865 | { |
a2fa3e9f | 1866 | struct vcpu_svm *svm = to_svm(vcpu); |
6aa8b732 AK |
1867 | u16 fs_selector; |
1868 | u16 gs_selector; | |
1869 | u16 ldt_selector; | |
d9e368d6 | 1870 | |
5fdbf976 MT |
1871 | svm->vmcb->save.rax = vcpu->arch.regs[VCPU_REGS_RAX]; |
1872 | svm->vmcb->save.rsp = vcpu->arch.regs[VCPU_REGS_RSP]; | |
1873 | svm->vmcb->save.rip = vcpu->arch.regs[VCPU_REGS_RIP]; | |
1874 | ||
e756fc62 | 1875 | pre_svm_run(svm); |
6aa8b732 | 1876 | |
649d6864 JR |
1877 | sync_lapic_to_cr8(vcpu); |
1878 | ||
6aa8b732 | 1879 | save_host_msrs(vcpu); |
d6e88aec AK |
1880 | fs_selector = kvm_read_fs(); |
1881 | gs_selector = kvm_read_gs(); | |
1882 | ldt_selector = kvm_read_ldt(); | |
a2fa3e9f GH |
1883 | svm->host_cr2 = kvm_read_cr2(); |
1884 | svm->host_dr6 = read_dr6(); | |
1885 | svm->host_dr7 = read_dr7(); | |
ad312c7c | 1886 | svm->vmcb->save.cr2 = vcpu->arch.cr2; |
709ddebf JR |
1887 | /* required for live migration with NPT */ |
1888 | if (npt_enabled) | |
1889 | svm->vmcb->save.cr3 = vcpu->arch.cr3; | |
6aa8b732 | 1890 | |
a2fa3e9f | 1891 | if (svm->vmcb->save.dr7 & 0xff) { |
6aa8b732 | 1892 | write_dr7(0); |
a2fa3e9f GH |
1893 | save_db_regs(svm->host_db_regs); |
1894 | load_db_regs(svm->db_regs); | |
6aa8b732 | 1895 | } |
36241b8c | 1896 | |
04d2cc77 AK |
1897 | clgi(); |
1898 | ||
1899 | local_irq_enable(); | |
36241b8c | 1900 | |
6aa8b732 | 1901 | asm volatile ( |
80e31d4f AK |
1902 | "push %%"R"bp; \n\t" |
1903 | "mov %c[rbx](%[svm]), %%"R"bx \n\t" | |
1904 | "mov %c[rcx](%[svm]), %%"R"cx \n\t" | |
1905 | "mov %c[rdx](%[svm]), %%"R"dx \n\t" | |
1906 | "mov %c[rsi](%[svm]), %%"R"si \n\t" | |
1907 | "mov %c[rdi](%[svm]), %%"R"di \n\t" | |
1908 | "mov %c[rbp](%[svm]), %%"R"bp \n\t" | |
05b3e0c2 | 1909 | #ifdef CONFIG_X86_64 |
fb3f0f51 RR |
1910 | "mov %c[r8](%[svm]), %%r8 \n\t" |
1911 | "mov %c[r9](%[svm]), %%r9 \n\t" | |
1912 | "mov %c[r10](%[svm]), %%r10 \n\t" | |
1913 | "mov %c[r11](%[svm]), %%r11 \n\t" | |
1914 | "mov %c[r12](%[svm]), %%r12 \n\t" | |
1915 | "mov %c[r13](%[svm]), %%r13 \n\t" | |
1916 | "mov %c[r14](%[svm]), %%r14 \n\t" | |
1917 | "mov %c[r15](%[svm]), %%r15 \n\t" | |
6aa8b732 AK |
1918 | #endif |
1919 | ||
6aa8b732 | 1920 | /* Enter guest mode */ |
80e31d4f AK |
1921 | "push %%"R"ax \n\t" |
1922 | "mov %c[vmcb](%[svm]), %%"R"ax \n\t" | |
4ecac3fd AK |
1923 | __ex(SVM_VMLOAD) "\n\t" |
1924 | __ex(SVM_VMRUN) "\n\t" | |
1925 | __ex(SVM_VMSAVE) "\n\t" | |
80e31d4f | 1926 | "pop %%"R"ax \n\t" |
6aa8b732 AK |
1927 | |
1928 | /* Save guest registers, load host registers */ | |
80e31d4f AK |
1929 | "mov %%"R"bx, %c[rbx](%[svm]) \n\t" |
1930 | "mov %%"R"cx, %c[rcx](%[svm]) \n\t" | |
1931 | "mov %%"R"dx, %c[rdx](%[svm]) \n\t" | |
1932 | "mov %%"R"si, %c[rsi](%[svm]) \n\t" | |
1933 | "mov %%"R"di, %c[rdi](%[svm]) \n\t" | |
1934 | "mov %%"R"bp, %c[rbp](%[svm]) \n\t" | |
05b3e0c2 | 1935 | #ifdef CONFIG_X86_64 |
fb3f0f51 RR |
1936 | "mov %%r8, %c[r8](%[svm]) \n\t" |
1937 | "mov %%r9, %c[r9](%[svm]) \n\t" | |
1938 | "mov %%r10, %c[r10](%[svm]) \n\t" | |
1939 | "mov %%r11, %c[r11](%[svm]) \n\t" | |
1940 | "mov %%r12, %c[r12](%[svm]) \n\t" | |
1941 | "mov %%r13, %c[r13](%[svm]) \n\t" | |
1942 | "mov %%r14, %c[r14](%[svm]) \n\t" | |
1943 | "mov %%r15, %c[r15](%[svm]) \n\t" | |
6aa8b732 | 1944 | #endif |
80e31d4f | 1945 | "pop %%"R"bp" |
6aa8b732 | 1946 | : |
fb3f0f51 | 1947 | : [svm]"a"(svm), |
6aa8b732 | 1948 | [vmcb]"i"(offsetof(struct vcpu_svm, vmcb_pa)), |
ad312c7c ZX |
1949 | [rbx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RBX])), |
1950 | [rcx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RCX])), | |
1951 | [rdx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RDX])), | |
1952 | [rsi]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RSI])), | |
1953 | [rdi]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RDI])), | |
1954 | [rbp]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RBP])) | |
05b3e0c2 | 1955 | #ifdef CONFIG_X86_64 |
ad312c7c ZX |
1956 | , [r8]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R8])), |
1957 | [r9]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R9])), | |
1958 | [r10]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R10])), | |
1959 | [r11]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R11])), | |
1960 | [r12]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R12])), | |
1961 | [r13]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R13])), | |
1962 | [r14]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R14])), | |
1963 | [r15]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R15])) | |
6aa8b732 | 1964 | #endif |
54a08c04 | 1965 | : "cc", "memory" |
80e31d4f | 1966 | , R"bx", R"cx", R"dx", R"si", R"di" |
54a08c04 | 1967 | #ifdef CONFIG_X86_64 |
54a08c04 LV |
1968 | , "r8", "r9", "r10", "r11" , "r12", "r13", "r14", "r15" |
1969 | #endif | |
1970 | ); | |
6aa8b732 | 1971 | |
a2fa3e9f GH |
1972 | if ((svm->vmcb->save.dr7 & 0xff)) |
1973 | load_db_regs(svm->host_db_regs); | |
6aa8b732 | 1974 | |
ad312c7c | 1975 | vcpu->arch.cr2 = svm->vmcb->save.cr2; |
5fdbf976 MT |
1976 | vcpu->arch.regs[VCPU_REGS_RAX] = svm->vmcb->save.rax; |
1977 | vcpu->arch.regs[VCPU_REGS_RSP] = svm->vmcb->save.rsp; | |
1978 | vcpu->arch.regs[VCPU_REGS_RIP] = svm->vmcb->save.rip; | |
6aa8b732 | 1979 | |
a2fa3e9f GH |
1980 | write_dr6(svm->host_dr6); |
1981 | write_dr7(svm->host_dr7); | |
1982 | kvm_write_cr2(svm->host_cr2); | |
6aa8b732 | 1983 | |
d6e88aec AK |
1984 | kvm_load_fs(fs_selector); |
1985 | kvm_load_gs(gs_selector); | |
1986 | kvm_load_ldt(ldt_selector); | |
6aa8b732 AK |
1987 | load_host_msrs(vcpu); |
1988 | ||
1989 | reload_tss(vcpu); | |
1990 | ||
56ba47dd AK |
1991 | local_irq_disable(); |
1992 | ||
1993 | stgi(); | |
1994 | ||
d7bf8221 JR |
1995 | sync_cr8_to_lapic(vcpu); |
1996 | ||
a2fa3e9f | 1997 | svm->next_rip = 0; |
6aa8b732 AK |
1998 | } |
1999 | ||
80e31d4f AK |
2000 | #undef R |
2001 | ||
6aa8b732 AK |
2002 | static void svm_set_cr3(struct kvm_vcpu *vcpu, unsigned long root) |
2003 | { | |
a2fa3e9f GH |
2004 | struct vcpu_svm *svm = to_svm(vcpu); |
2005 | ||
709ddebf JR |
2006 | if (npt_enabled) { |
2007 | svm->vmcb->control.nested_cr3 = root; | |
2008 | force_new_asid(vcpu); | |
2009 | return; | |
2010 | } | |
2011 | ||
a2fa3e9f | 2012 | svm->vmcb->save.cr3 = root; |
6aa8b732 | 2013 | force_new_asid(vcpu); |
7807fa6c AL |
2014 | |
2015 | if (vcpu->fpu_active) { | |
a2fa3e9f GH |
2016 | svm->vmcb->control.intercept_exceptions |= (1 << NM_VECTOR); |
2017 | svm->vmcb->save.cr0 |= X86_CR0_TS; | |
7807fa6c AL |
2018 | vcpu->fpu_active = 0; |
2019 | } | |
6aa8b732 AK |
2020 | } |
2021 | ||
6aa8b732 AK |
2022 | static int is_disabled(void) |
2023 | { | |
6031a61c JR |
2024 | u64 vm_cr; |
2025 | ||
2026 | rdmsrl(MSR_VM_CR, vm_cr); | |
2027 | if (vm_cr & (1 << SVM_VM_CR_SVM_DISABLE)) | |
2028 | return 1; | |
2029 | ||
6aa8b732 AK |
2030 | return 0; |
2031 | } | |
2032 | ||
102d8325 IM |
2033 | static void |
2034 | svm_patch_hypercall(struct kvm_vcpu *vcpu, unsigned char *hypercall) | |
2035 | { | |
2036 | /* | |
2037 | * Patch in the VMMCALL instruction: | |
2038 | */ | |
2039 | hypercall[0] = 0x0f; | |
2040 | hypercall[1] = 0x01; | |
2041 | hypercall[2] = 0xd9; | |
102d8325 IM |
2042 | } |
2043 | ||
002c7f7c YS |
2044 | static void svm_check_processor_compat(void *rtn) |
2045 | { | |
2046 | *(int *)rtn = 0; | |
2047 | } | |
2048 | ||
774ead3a AK |
2049 | static bool svm_cpu_has_accelerated_tpr(void) |
2050 | { | |
2051 | return false; | |
2052 | } | |
2053 | ||
67253af5 SY |
2054 | static int get_npt_level(void) |
2055 | { | |
2056 | #ifdef CONFIG_X86_64 | |
2057 | return PT64_ROOT_LEVEL; | |
2058 | #else | |
2059 | return PT32E_ROOT_LEVEL; | |
2060 | #endif | |
2061 | } | |
2062 | ||
64d4d521 SY |
2063 | static int svm_get_mt_mask_shift(void) |
2064 | { | |
2065 | return 0; | |
2066 | } | |
2067 | ||
cbdd1bea | 2068 | static struct kvm_x86_ops svm_x86_ops = { |
6aa8b732 AK |
2069 | .cpu_has_kvm_support = has_svm, |
2070 | .disabled_by_bios = is_disabled, | |
2071 | .hardware_setup = svm_hardware_setup, | |
2072 | .hardware_unsetup = svm_hardware_unsetup, | |
002c7f7c | 2073 | .check_processor_compatibility = svm_check_processor_compat, |
6aa8b732 AK |
2074 | .hardware_enable = svm_hardware_enable, |
2075 | .hardware_disable = svm_hardware_disable, | |
774ead3a | 2076 | .cpu_has_accelerated_tpr = svm_cpu_has_accelerated_tpr, |
6aa8b732 AK |
2077 | |
2078 | .vcpu_create = svm_create_vcpu, | |
2079 | .vcpu_free = svm_free_vcpu, | |
04d2cc77 | 2080 | .vcpu_reset = svm_vcpu_reset, |
6aa8b732 | 2081 | |
04d2cc77 | 2082 | .prepare_guest_switch = svm_prepare_guest_switch, |
6aa8b732 AK |
2083 | .vcpu_load = svm_vcpu_load, |
2084 | .vcpu_put = svm_vcpu_put, | |
2085 | ||
2086 | .set_guest_debug = svm_guest_debug, | |
2087 | .get_msr = svm_get_msr, | |
2088 | .set_msr = svm_set_msr, | |
2089 | .get_segment_base = svm_get_segment_base, | |
2090 | .get_segment = svm_get_segment, | |
2091 | .set_segment = svm_set_segment, | |
2e4d2653 | 2092 | .get_cpl = svm_get_cpl, |
1747fb71 | 2093 | .get_cs_db_l_bits = kvm_get_cs_db_l_bits, |
25c4c276 | 2094 | .decache_cr4_guest_bits = svm_decache_cr4_guest_bits, |
6aa8b732 | 2095 | .set_cr0 = svm_set_cr0, |
6aa8b732 AK |
2096 | .set_cr3 = svm_set_cr3, |
2097 | .set_cr4 = svm_set_cr4, | |
2098 | .set_efer = svm_set_efer, | |
2099 | .get_idt = svm_get_idt, | |
2100 | .set_idt = svm_set_idt, | |
2101 | .get_gdt = svm_get_gdt, | |
2102 | .set_gdt = svm_set_gdt, | |
2103 | .get_dr = svm_get_dr, | |
2104 | .set_dr = svm_set_dr, | |
6aa8b732 AK |
2105 | .get_rflags = svm_get_rflags, |
2106 | .set_rflags = svm_set_rflags, | |
2107 | ||
6aa8b732 | 2108 | .tlb_flush = svm_flush_tlb, |
6aa8b732 | 2109 | |
6aa8b732 | 2110 | .run = svm_vcpu_run, |
04d2cc77 | 2111 | .handle_exit = handle_exit, |
6aa8b732 | 2112 | .skip_emulated_instruction = skip_emulated_instruction, |
102d8325 | 2113 | .patch_hypercall = svm_patch_hypercall, |
2a8067f1 ED |
2114 | .get_irq = svm_get_irq, |
2115 | .set_irq = svm_set_irq, | |
298101da AK |
2116 | .queue_exception = svm_queue_exception, |
2117 | .exception_injected = svm_exception_injected, | |
04d2cc77 AK |
2118 | .inject_pending_irq = svm_intr_assist, |
2119 | .inject_pending_vectors = do_interrupt_requests, | |
cbc94022 IE |
2120 | |
2121 | .set_tss_addr = svm_set_tss_addr, | |
67253af5 | 2122 | .get_tdp_level = get_npt_level, |
64d4d521 | 2123 | .get_mt_mask_shift = svm_get_mt_mask_shift, |
6aa8b732 AK |
2124 | }; |
2125 | ||
2126 | static int __init svm_init(void) | |
2127 | { | |
cb498ea2 | 2128 | return kvm_init(&svm_x86_ops, sizeof(struct vcpu_svm), |
c16f862d | 2129 | THIS_MODULE); |
6aa8b732 AK |
2130 | } |
2131 | ||
2132 | static void __exit svm_exit(void) | |
2133 | { | |
cb498ea2 | 2134 | kvm_exit(); |
6aa8b732 AK |
2135 | } |
2136 | ||
2137 | module_init(svm_init) | |
2138 | module_exit(svm_exit) |