ftrace: use dynamic patching for updating mcount calls
[deliverable/linux.git] / arch / x86 / power / cpu_32.c
CommitLineData
1da177e4
LT
1/*
2 * Suspend support specific for i386.
3 *
4 * Distribute under GPLv2
5 *
6 * Copyright (c) 2002 Pavel Machek <pavel@suse.cz>
7 * Copyright (c) 2001 Patrick Mochel <mochel@osdl.org>
8 */
9
1da177e4 10#include <linux/module.h>
1da177e4 11#include <linux/suspend.h>
27b07da7 12#include <asm/mtrr.h>
a03a3e28 13#include <asm/mce.h>
1da177e4
LT
14
15static struct saved_context saved_context;
16
17unsigned long saved_context_ebx;
18unsigned long saved_context_esp, saved_context_ebp;
19unsigned long saved_context_esi, saved_context_edi;
20unsigned long saved_context_eflags;
21
cae45957 22static void __save_processor_state(struct saved_context *ctxt)
1da177e4 23{
3ebad590 24 mtrr_save_fixed_ranges(NULL);
1da177e4
LT
25 kernel_fpu_begin();
26
27 /*
28 * descriptor tables
29 */
db965984
PC
30 store_gdt(&ctxt->gdt);
31 store_idt(&ctxt->idt);
32 store_tr(ctxt->tr);
1da177e4
LT
33
34 /*
35 * segment registers
36 */
db965984
PC
37 savesegment(es, ctxt->es);
38 savesegment(fs, ctxt->fs);
39 savesegment(gs, ctxt->gs);
40 savesegment(ss, ctxt->ss);
1da177e4
LT
41
42 /*
c5759124 43 * control registers
1da177e4 44 */
4bb0d3ec
ZA
45 ctxt->cr0 = read_cr0();
46 ctxt->cr2 = read_cr2();
47 ctxt->cr3 = read_cr3();
48 ctxt->cr4 = read_cr4();
1da177e4
LT
49}
50
db965984 51/* Needed by apm.c */
1da177e4
LT
52void save_processor_state(void)
53{
54 __save_processor_state(&saved_context);
55}
db965984 56EXPORT_SYMBOL(save_processor_state);
1da177e4 57
08967f94 58static void do_fpu_end(void)
1da177e4 59{
08967f94
SL
60 /*
61 * Restore FPU regs if necessary.
62 */
63 kernel_fpu_end();
1da177e4
LT
64}
65
1da177e4
LT
66static void fix_processor_context(void)
67{
68 int cpu = smp_processor_id();
db965984 69 struct tss_struct *t = &per_cpu(init_tss, cpu);
1da177e4 70
db965984
PC
71 set_tss_desc(cpu, t); /*
72 * This just modifies memory; should not be
73 * necessary. But... This is necessary, because
74 * 386 hardware has concept of busy TSS or some
75 * similar stupidity.
76 */
1da177e4
LT
77
78 load_TR_desc(); /* This does ltr */
79 load_LDT(&current->active_mm->context); /* This does lldt */
80
81 /*
82 * Now maybe reload the debug registers
83 */
0f534093
RM
84 if (current->thread.debugreg7) {
85 set_debugreg(current->thread.debugreg0, 0);
86 set_debugreg(current->thread.debugreg1, 1);
87 set_debugreg(current->thread.debugreg2, 2);
88 set_debugreg(current->thread.debugreg3, 3);
1cc6f12e 89 /* no 4 and 5 */
0f534093
RM
90 set_debugreg(current->thread.debugreg6, 6);
91 set_debugreg(current->thread.debugreg7, 7);
1da177e4
LT
92 }
93
94}
95
cae45957 96static void __restore_processor_state(struct saved_context *ctxt)
1da177e4 97{
1da177e4
LT
98 /*
99 * control registers
100 */
4bb0d3ec
ZA
101 write_cr4(ctxt->cr4);
102 write_cr3(ctxt->cr3);
103 write_cr2(ctxt->cr2);
30d6b2f3 104 write_cr0(ctxt->cr0);
1da177e4 105
8d783b3e
PM
106 /*
107 * now restore the descriptor tables to their proper values
108 * ltr is done i fix_processor_context().
109 */
db965984
PC
110 load_gdt(&ctxt->gdt);
111 load_idt(&ctxt->idt);
8d783b3e 112
1da177e4
LT
113 /*
114 * segment registers
115 */
db965984
PC
116 loadsegment(es, ctxt->es);
117 loadsegment(fs, ctxt->fs);
118 loadsegment(gs, ctxt->gs);
119 loadsegment(ss, ctxt->ss);
1da177e4 120
1da177e4
LT
121 /*
122 * sysenter MSRs
123 */
124 if (boot_cpu_has(X86_FEATURE_SEP))
6fe940d6 125 enable_sep_cpu();
1da177e4
LT
126
127 fix_processor_context();
128 do_fpu_end();
3b520b23 129 mtrr_ap_init();
31ab269a 130 mcheck_init(&boot_cpu_data);
1da177e4
LT
131}
132
db965984 133/* Needed by apm.c */
1da177e4
LT
134void restore_processor_state(void)
135{
136 __restore_processor_state(&saved_context);
137}
1da177e4 138EXPORT_SYMBOL(restore_processor_state);
This page took 0.546336 seconds and 5 git commands to generate.