Fix memory access violations triggered by running objdump on fuzzed binaries.
[deliverable/binutils-gdb.git] / bfd / elf32-v850.c
CommitLineData
252b5132 1/* V850-specific support for 32-bit ELF
b90efa5b 2 Copyright (C) 1996-2015 Free Software Foundation, Inc.
252b5132 3
86aba9db 4 This file is part of BFD, the Binary File Descriptor library.
252b5132 5
86aba9db
NC
6 This program is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
cd123cb7 8 the Free Software Foundation; either version 3 of the License, or
86aba9db 9 (at your option) any later version.
252b5132 10
86aba9db
NC
11 This program is distributed in the hope that it will be useful,
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 GNU General Public License for more details.
252b5132 15
86aba9db
NC
16 You should have received a copy of the GNU General Public License
17 along with this program; if not, write to the Free Software
47b0e7ad
NC
18 Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
19 MA 02110-1301, USA. */
252b5132 20
cd123cb7 21
252b5132 22/* XXX FIXME: This code is littered with 32bit int, 16bit short, 8bit char
86aba9db 23 dependencies. As is the gas & simulator code for the v850. */
252b5132 24
252b5132 25#include "sysdep.h"
3db64b00 26#include "bfd.h"
252b5132
RH
27#include "bfdlink.h"
28#include "libbfd.h"
29#include "elf-bfd.h"
30#include "elf/v850.h"
e12dd2ea 31#include "libiberty.h"
252b5132 32
1cd986c5
NC
33/* Sign-extend a 17-bit number. */
34#define SEXT17(x) ((((x) & 0x1ffff) ^ 0x10000) - 0x10000)
35
36/* Sign-extend a 22-bit number. */
37#define SEXT22(x) ((((x) & 0x3fffff) ^ 0x200000) - 0x200000)
435b1e90 38
e460dd0d
AM
39static reloc_howto_type v850_elf_howto_table[];
40
252b5132
RH
41/* Look through the relocs for a section during the first phase, and
42 allocate space in the global offset table or procedure linkage
43 table. */
44
b34976b6 45static bfd_boolean
47b0e7ad
NC
46v850_elf_check_relocs (bfd *abfd,
47 struct bfd_link_info *info,
48 asection *sec,
49 const Elf_Internal_Rela *relocs)
252b5132 50{
b34976b6 51 bfd_boolean ret = TRUE;
252b5132
RH
52 Elf_Internal_Shdr *symtab_hdr;
53 struct elf_link_hash_entry **sym_hashes;
54 const Elf_Internal_Rela *rel;
55 const Elf_Internal_Rela *rel_end;
de863c74 56 unsigned int r_type;
252b5132 57 int other = 0;
47b0e7ad 58 const char *common = NULL;
252b5132 59
1049f94e 60 if (info->relocatable)
b34976b6 61 return TRUE;
252b5132
RH
62
63#ifdef DEBUG
d003868e
AM
64 _bfd_error_handler ("v850_elf_check_relocs called for section %A in %B",
65 sec, abfd);
252b5132
RH
66#endif
67
252b5132
RH
68 symtab_hdr = &elf_tdata (abfd)->symtab_hdr;
69 sym_hashes = elf_sym_hashes (abfd);
252b5132
RH
70
71 rel_end = relocs + sec->reloc_count;
72 for (rel = relocs; rel < rel_end; rel++)
73 {
74 unsigned long r_symndx;
75 struct elf_link_hash_entry *h;
76
77 r_symndx = ELF32_R_SYM (rel->r_info);
78 if (r_symndx < symtab_hdr->sh_info)
79 h = NULL;
80 else
973a3492
L
81 {
82 h = sym_hashes[r_symndx - symtab_hdr->sh_info];
83 while (h->root.type == bfd_link_hash_indirect
84 || h->root.type == bfd_link_hash_warning)
85 h = (struct elf_link_hash_entry *) h->root.u.i.link;
81fbe831
AM
86
87 /* PR15323, ref flags aren't set for references in the same
88 object. */
89 h->root.non_ir_ref = 1;
973a3492 90 }
252b5132 91
de863c74 92 r_type = ELF32_R_TYPE (rel->r_info);
252b5132
RH
93 switch (r_type)
94 {
95 default:
252b5132
RH
96 break;
97
98 /* This relocation describes the C++ object vtable hierarchy.
99 Reconstruct it for later use during GC. */
100 case R_V850_GNU_VTINHERIT:
c152c796 101 if (!bfd_elf_gc_record_vtinherit (abfd, sec, h, rel->r_offset))
b34976b6 102 return FALSE;
252b5132
RH
103 break;
104
e12dd2ea
NC
105 /* This relocation describes which C++ vtable entries
106 are actually used. Record for later use during GC. */
252b5132 107 case R_V850_GNU_VTENTRY:
d17e0c6e
JB
108 BFD_ASSERT (h != NULL);
109 if (h != NULL
110 && !bfd_elf_gc_record_vtentry (abfd, sec, h, rel->r_addend))
b34976b6 111 return FALSE;
252b5132
RH
112 break;
113
114 case R_V850_SDA_16_16_SPLIT_OFFSET:
115 case R_V850_SDA_16_16_OFFSET:
116 case R_V850_SDA_15_16_OFFSET:
de863c74
NC
117 case R_V810_GPWLO_1:
118 case R_V850_HWLO:
119 case R_V850_HWLO_1:
252b5132
RH
120 other = V850_OTHER_SDA;
121 common = ".scommon";
122 goto small_data_common;
435b1e90 123
252b5132
RH
124 case R_V850_ZDA_16_16_SPLIT_OFFSET:
125 case R_V850_ZDA_16_16_OFFSET:
126 case R_V850_ZDA_15_16_OFFSET:
127 other = V850_OTHER_ZDA;
128 common = ".zcommon";
129 goto small_data_common;
435b1e90 130
252b5132 131 case R_V850_TDA_4_4_OFFSET:
1cd986c5
NC
132 case R_V850_TDA_4_5_OFFSET:
133 case R_V850_TDA_7_7_OFFSET:
252b5132
RH
134 case R_V850_TDA_6_8_OFFSET:
135 case R_V850_TDA_7_8_OFFSET:
252b5132
RH
136 case R_V850_TDA_16_16_OFFSET:
137 other = V850_OTHER_TDA;
138 common = ".tcommon";
139 /* fall through */
140
141#define V850_OTHER_MASK (V850_OTHER_TDA | V850_OTHER_SDA | V850_OTHER_ZDA)
142
143 small_data_common:
144 if (h)
145 {
e12dd2ea
NC
146 /* Flag which type of relocation was used. */
147 h->other |= other;
252b5132
RH
148 if ((h->other & V850_OTHER_MASK) != (other & V850_OTHER_MASK)
149 && (h->other & V850_OTHER_ERROR) == 0)
150 {
151 const char * msg;
152 static char buff[200]; /* XXX */
153
154 switch (h->other & V850_OTHER_MASK)
155 {
156 default:
157 msg = _("Variable `%s' cannot occupy in multiple small data regions");
158 break;
159 case V850_OTHER_SDA | V850_OTHER_ZDA | V850_OTHER_TDA:
160 msg = _("Variable `%s' can only be in one of the small, zero, and tiny data regions");
161 break;
162 case V850_OTHER_SDA | V850_OTHER_ZDA:
163 msg = _("Variable `%s' cannot be in both small and zero data regions simultaneously");
164 break;
165 case V850_OTHER_SDA | V850_OTHER_TDA:
166 msg = _("Variable `%s' cannot be in both small and tiny data regions simultaneously");
167 break;
168 case V850_OTHER_ZDA | V850_OTHER_TDA:
169 msg = _("Variable `%s' cannot be in both zero and tiny data regions simultaneously");
170 break;
171 }
172
173 sprintf (buff, msg, h->root.root.string);
174 info->callbacks->warning (info, buff, h->root.root.string,
dc810e39
AM
175 abfd, h->root.u.def.section,
176 (bfd_vma) 0);
252b5132
RH
177
178 bfd_set_error (bfd_error_bad_value);
179 h->other |= V850_OTHER_ERROR;
b34976b6 180 ret = FALSE;
252b5132
RH
181 }
182 }
183
184 if (h && h->root.type == bfd_link_hash_common
185 && h->root.u.c.p
186 && !strcmp (bfd_get_section_name (abfd, h->root.u.c.p->section), "COMMON"))
187 {
e12dd2ea
NC
188 asection * section;
189
190 section = h->root.u.c.p->section = bfd_make_section_old_way (abfd, common);
252b5132
RH
191 section->flags |= SEC_IS_COMMON;
192 }
193
194#ifdef DEBUG
195 fprintf (stderr, "v850_elf_check_relocs, found %s relocation for %s%s\n",
196 v850_elf_howto_table[ (int)r_type ].name,
197 (h && h->root.root.string) ? h->root.root.string : "<unknown>",
198 (h->root.type == bfd_link_hash_common) ? ", symbol is common" : "");
199#endif
200 break;
201 }
202 }
203
204 return ret;
205}
206
e12dd2ea
NC
207/* In the old version, when an entry was checked out from the table,
208 it was deleted. This produced an error if the entry was needed
209 more than once, as the second attempted retry failed.
210
211 In the current version, the entry is not deleted, instead we set
b34976b6 212 the field 'found' to TRUE. If a second lookup matches the same
e12dd2ea
NC
213 entry, then we know that the hi16s reloc has already been updated
214 and does not need to be updated a second time.
215
216 TODO - TOFIX: If it is possible that we need to restore 2 different
217 addresses from the same table entry, where the first generates an
218 overflow, whilst the second do not, then this code will fail. */
252b5132
RH
219
220typedef struct hi16s_location
221{
47b0e7ad
NC
222 bfd_vma addend;
223 bfd_byte * address;
224 unsigned long counter;
225 bfd_boolean found;
226 struct hi16s_location * next;
252b5132
RH
227}
228hi16s_location;
229
47b0e7ad
NC
230static hi16s_location * previous_hi16s;
231static hi16s_location * free_hi16s;
232static unsigned long hi16s_counter;
252b5132
RH
233
234static void
47b0e7ad 235remember_hi16s_reloc (bfd *abfd, bfd_vma addend, bfd_byte *address)
252b5132
RH
236{
237 hi16s_location * entry = NULL;
dc810e39 238 bfd_size_type amt = sizeof (* free_hi16s);
435b1e90 239
252b5132
RH
240 /* Find a free structure. */
241 if (free_hi16s == NULL)
47b0e7ad 242 free_hi16s = bfd_zalloc (abfd, amt);
252b5132
RH
243
244 entry = free_hi16s;
245 free_hi16s = free_hi16s->next;
435b1e90 246
252b5132
RH
247 entry->addend = addend;
248 entry->address = address;
249 entry->counter = hi16s_counter ++;
b34976b6 250 entry->found = FALSE;
252b5132
RH
251 entry->next = previous_hi16s;
252 previous_hi16s = entry;
435b1e90 253
252b5132
RH
254 /* Cope with wrap around of our counter. */
255 if (hi16s_counter == 0)
256 {
47b0e7ad 257 /* XXX: Assume that all counter entries differ only in their low 16 bits. */
252b5132
RH
258 for (entry = previous_hi16s; entry != NULL; entry = entry->next)
259 entry->counter &= 0xffff;
260
261 hi16s_counter = 0x10000;
262 }
252b5132
RH
263}
264
265static bfd_byte *
47b0e7ad 266find_remembered_hi16s_reloc (bfd_vma addend, bfd_boolean *already_found)
252b5132 267{
b34976b6
AM
268 hi16s_location *match = NULL;
269 hi16s_location *entry;
b34976b6 270 bfd_byte *addr;
435b1e90 271
252b5132
RH
272 /* Search the table. Record the most recent entry that matches. */
273 for (entry = previous_hi16s; entry; entry = entry->next)
274 {
275 if (entry->addend == addend
276 && (match == NULL || match->counter < entry->counter))
277 {
252b5132
RH
278 match = entry;
279 }
252b5132
RH
280 }
281
282 if (match == NULL)
283 return NULL;
284
285 /* Extract the address. */
286 addr = match->address;
287
4cc11e76 288 /* Remember if this entry has already been used before. */
252b5132
RH
289 if (already_found)
290 * already_found = match->found;
291
292 /* Note that this entry has now been used. */
b34976b6 293 match->found = TRUE;
435b1e90 294
252b5132 295 return addr;
435b1e90 296}
252b5132 297
1e50d24d
RS
298/* Calculate the final operand value for a R_V850_LO16 or
299 R_V850_LO16_SPLIT_OFFSET. *INSN is the current operand value and
300 ADDEND is the sum of the relocation symbol and offset. Store the
301 operand value in *INSN and return true on success.
302
303 The assembler has already done some of this: If the value stored in
304 the instruction has its 15th bit set, (counting from zero) then the
305 assembler will have added 1 to the value stored in the associated
306 HI16S reloc. So for example, these relocations:
307
308 movhi hi( fred ), r0, r1
309 movea lo( fred ), r1, r1
310
311 will store 0 in the value fields for the MOVHI and MOVEA instructions
312 and addend will be the address of fred, but for these instructions:
313
1cd986c5
NC
314 movhi hi( fred + 0x123456 ), r0, r1
315 movea lo( fred + 0x123456 ), r1, r1
1e50d24d
RS
316
317 the value stored in the MOVHI instruction will be 0x12 and the value
318 stored in the MOVEA instruction will be 0x3456. If however the
319 instructions were:
320
1cd986c5
NC
321 movhi hi( fred + 0x10ffff ), r0, r1
322 movea lo( fred + 0x10ffff ), r1, r1
1e50d24d
RS
323
324 then the value stored in the MOVHI instruction would be 0x11 (not
325 0x10) and the value stored in the MOVEA instruction would be 0xffff.
326 Thus (assuming for the moment that the addend is 0), at run time the
327 MOVHI instruction loads 0x110000 into r1, then the MOVEA instruction
328 adds 0xffffffff (sign extension!) producing 0x10ffff. Similarly if
329 the instructions were:
330
1cd986c5
NC
331 movhi hi( fred - 1 ), r0, r1
332 movea lo( fred - 1 ), r1, r1
1e50d24d
RS
333
334 then 0 is stored in the MOVHI instruction and -1 is stored in the
335 MOVEA instruction.
336
337 Overflow can occur if the addition of the value stored in the
338 instruction plus the addend sets the 15th bit when before it was clear.
339 This is because the 15th bit will be sign extended into the high part,
340 thus reducing its value by one, but since the 15th bit was originally
341 clear, the assembler will not have added 1 to the previous HI16S reloc
342 to compensate for this effect. For example:
343
1cd986c5
NC
344 movhi hi( fred + 0x123456 ), r0, r1
345 movea lo( fred + 0x123456 ), r1, r1
1e50d24d
RS
346
347 The value stored in HI16S reloc is 0x12, the value stored in the LO16
348 reloc is 0x3456. If we assume that the address of fred is 0x00007000
349 then the relocations become:
350
351 HI16S: 0x0012 + (0x00007000 >> 16) = 0x12
352 LO16: 0x3456 + (0x00007000 & 0xffff) = 0xa456
353
354 but when the instructions are executed, the MOVEA instruction's value
355 is signed extended, so the sum becomes:
356
357 0x00120000
358 + 0xffffa456
359 ------------
360 0x0011a456 but 'fred + 0x123456' = 0x0012a456
361
362 Note that if the 15th bit was set in the value stored in the LO16
363 reloc, then we do not have to do anything:
364
1cd986c5
NC
365 movhi hi( fred + 0x10ffff ), r0, r1
366 movea lo( fred + 0x10ffff ), r1, r1
1e50d24d
RS
367
368 HI16S: 0x0011 + (0x00007000 >> 16) = 0x11
369 LO16: 0xffff + (0x00007000 & 0xffff) = 0x6fff
370
371 0x00110000
372 + 0x00006fff
373 ------------
374 0x00116fff = fred + 0x10ffff = 0x7000 + 0x10ffff
375
376 Overflow can also occur if the computation carries into the 16th bit
377 and it also results in the 15th bit having the same value as the 15th
378 bit of the original value. What happens is that the HI16S reloc
379 will have already examined the 15th bit of the original value and
380 added 1 to the high part if the bit is set. This compensates for the
381 sign extension of 15th bit of the result of the computation. But now
382 there is a carry into the 16th bit, and this has not been allowed for.
383
384 So, for example if fred is at address 0xf000:
385
1cd986c5
NC
386 movhi hi( fred + 0xffff ), r0, r1 [bit 15 of the offset is set]
387 movea lo( fred + 0xffff ), r1, r1
1e50d24d
RS
388
389 HI16S: 0x0001 + (0x0000f000 >> 16) = 0x0001
390 LO16: 0xffff + (0x0000f000 & 0xffff) = 0xefff (carry into bit 16 is lost)
391
392 0x00010000
393 + 0xffffefff
394 ------------
395 0x0000efff but 'fred + 0xffff' = 0x0001efff
396
397 Similarly, if the 15th bit remains clear, but overflow occurs into
398 the 16th bit then (assuming the address of fred is 0xf000):
399
1cd986c5
NC
400 movhi hi( fred + 0x7000 ), r0, r1 [bit 15 of the offset is clear]
401 movea lo( fred + 0x7000 ), r1, r1
1e50d24d
RS
402
403 HI16S: 0x0000 + (0x0000f000 >> 16) = 0x0000
404 LO16: 0x7000 + (0x0000f000 & 0xffff) = 0x6fff (carry into bit 16 is lost)
405
406 0x00000000
407 + 0x00006fff
408 ------------
409 0x00006fff but 'fred + 0x7000' = 0x00016fff
410
411 Note - there is no need to change anything if a carry occurs, and the
412 15th bit changes its value from being set to being clear, as the HI16S
413 reloc will have already added in 1 to the high part for us:
414
1cd986c5
NC
415 movhi hi( fred + 0xffff ), r0, r1 [bit 15 of the offset is set]
416 movea lo( fred + 0xffff ), r1, r1
1e50d24d
RS
417
418 HI16S: 0x0001 + (0x00007000 >> 16)
419 LO16: 0xffff + (0x00007000 & 0xffff) = 0x6fff (carry into bit 16 is lost)
420
421 0x00010000
422 + 0x00006fff (bit 15 not set, so the top half is zero)
423 ------------
424 0x00016fff which is right (assuming that fred is at 0x7000)
425
426 but if the 15th bit goes from being clear to being set, then we must
427 once again handle overflow:
428
1cd986c5
NC
429 movhi hi( fred + 0x7000 ), r0, r1 [bit 15 of the offset is clear]
430 movea lo( fred + 0x7000 ), r1, r1
1e50d24d
RS
431
432 HI16S: 0x0000 + (0x0000ffff >> 16)
433 LO16: 0x7000 + (0x0000ffff & 0xffff) = 0x6fff (carry into bit 16)
434
435 0x00000000
436 + 0x00006fff (bit 15 not set, so the top half is zero)
437 ------------
438 0x00006fff which is wrong (assuming that fred is at 0xffff). */
439
440static bfd_boolean
441v850_elf_perform_lo16_relocation (bfd *abfd, unsigned long *insn,
442 unsigned long addend)
443{
444#define BIT15_SET(x) ((x) & 0x8000)
445#define OVERFLOWS(a,i) ((((a) & 0xffff) + (i)) > 0xffff)
47b0e7ad 446
1e50d24d
RS
447 if ((BIT15_SET (*insn + addend) && ! BIT15_SET (addend))
448 || (OVERFLOWS (addend, *insn)
449 && ((! BIT15_SET (*insn)) || (BIT15_SET (addend)))))
450 {
451 bfd_boolean already_updated;
452 bfd_byte *hi16s_address = find_remembered_hi16s_reloc
453 (addend, & already_updated);
454
455 /* Amend the matching HI16_S relocation. */
456 if (hi16s_address != NULL)
457 {
458 if (! already_updated)
459 {
460 unsigned long hi_insn = bfd_get_16 (abfd, hi16s_address);
461 hi_insn += 1;
462 bfd_put_16 (abfd, hi_insn, hi16s_address);
463 }
464 }
465 else
466 {
4a97a0e5 467 (*_bfd_error_handler) (_("FAILED to find previous HI16 reloc"));
1e50d24d
RS
468 return FALSE;
469 }
470 }
471#undef OVERFLOWS
472#undef BIT15_SET
473
474 /* Do not complain if value has top bit set, as this has been
475 anticipated. */
476 *insn = (*insn + addend) & 0xffff;
477 return TRUE;
478}
479
252b5132 480/* FIXME: The code here probably ought to be removed and the code in reloc.c
4cc11e76 481 allowed to do its stuff instead. At least for most of the relocs, anyway. */
e12dd2ea 482
252b5132 483static bfd_reloc_status_type
47b0e7ad
NC
484v850_elf_perform_relocation (bfd *abfd,
485 unsigned int r_type,
486 bfd_vma addend,
487 bfd_byte *address)
252b5132
RH
488{
489 unsigned long insn;
1e50d24d 490 unsigned long result;
252b5132 491 bfd_signed_vma saddend = (bfd_signed_vma) addend;
435b1e90 492
252b5132
RH
493 switch (r_type)
494 {
495 default:
de863c74
NC
496#ifdef DEBUG
497 fprintf (stderr, "reloc number %d not recognised\n", r_type);
498#endif
252b5132 499 return bfd_reloc_notsupported;
435b1e90 500
e30ddb24
NC
501 case R_V850_REL32:
502 case R_V850_ABS32:
de863c74
NC
503 case R_V810_WORD:
504 case R_V850_PC32:
252b5132
RH
505 bfd_put_32 (abfd, addend, address);
506 return bfd_reloc_ok;
435b1e90 507
de863c74 508 case R_V850_WLO23:
1cd986c5
NC
509 case R_V850_23:
510 insn = bfd_get_32 (abfd, address);
511 insn &= ~((0x7f << 4) | (0x7fff80 << (16-7)));
512 insn |= ((addend & 0x7f) << 4) | ((addend & 0x7fff80) << (16-7));
513 bfd_put_32 (abfd, (bfd_vma) insn, address);
514 return bfd_reloc_ok;
515
de863c74 516 case R_V850_PCR22:
252b5132
RH
517 case R_V850_22_PCREL:
518 if (saddend > 0x1fffff || saddend < -0x200000)
519 return bfd_reloc_overflow;
435b1e90 520
252b5132
RH
521 if ((addend % 2) != 0)
522 return bfd_reloc_dangerous;
435b1e90 523
252b5132
RH
524 insn = bfd_get_32 (abfd, address);
525 insn &= ~0xfffe003f;
526 insn |= (((addend & 0xfffe) << 16) | ((addend & 0x3f0000) >> 16));
dc810e39 527 bfd_put_32 (abfd, (bfd_vma) insn, address);
252b5132 528 return bfd_reloc_ok;
435b1e90 529
de863c74 530 case R_V850_PC17:
1cd986c5
NC
531 case R_V850_17_PCREL:
532 if (saddend > 0xffff || saddend < -0x10000)
533 return bfd_reloc_overflow;
534
535 if ((addend % 2) != 0)
536 return bfd_reloc_dangerous;
537
538 insn = bfd_get_32 (abfd, address);
539 insn &= ~ 0xfffe0010;
540 insn |= ((addend & 0xfffe) << 16) | ((addend & 0x10000) >> (16-4));
541 break;
542
de863c74 543 case R_V850_PC16U:
1cd986c5
NC
544 case R_V850_16_PCREL:
545 if ((saddend < -0xffff) || (saddend > 0))
546 return bfd_reloc_overflow;
547
548 if ((addend % 2) != 0)
549 return bfd_reloc_dangerous;
550
551 insn = bfd_get_16 (abfd, address);
552 insn &= ~0xfffe;
553 insn |= (-addend & 0xfffe);
554 break;
555
de863c74 556 case R_V850_PC9:
252b5132
RH
557 case R_V850_9_PCREL:
558 if (saddend > 0xff || saddend < -0x100)
559 return bfd_reloc_overflow;
435b1e90 560
252b5132
RH
561 if ((addend % 2) != 0)
562 return bfd_reloc_dangerous;
435b1e90 563
252b5132
RH
564 insn = bfd_get_16 (abfd, address);
565 insn &= ~ 0xf870;
566 insn |= ((addend & 0x1f0) << 7) | ((addend & 0x0e) << 3);
567 break;
435b1e90 568
de863c74 569 case R_V810_WHI:
252b5132
RH
570 case R_V850_HI16:
571 addend += (bfd_get_16 (abfd, address) << 16);
572 addend = (addend >> 16);
573 insn = addend;
574 break;
435b1e90 575
de863c74 576 case R_V810_WHI1:
252b5132
RH
577 case R_V850_HI16_S:
578 /* Remember where this relocation took place. */
579 remember_hi16s_reloc (abfd, addend, address);
580
581 addend += (bfd_get_16 (abfd, address) << 16);
582 addend = (addend >> 16) + ((addend & 0x8000) != 0);
435b1e90
KH
583
584 /* This relocation cannot overflow. */
4d421096 585 if (addend > 0xffff)
252b5132 586 addend = 0;
435b1e90 587
252b5132
RH
588 insn = addend;
589 break;
435b1e90 590
de863c74 591 case R_V810_WLO:
252b5132 592 case R_V850_LO16:
1e50d24d
RS
593 insn = bfd_get_16 (abfd, address);
594 if (! v850_elf_perform_lo16_relocation (abfd, &insn, addend))
595 return bfd_reloc_overflow;
596 break;
252b5132 597
de863c74 598 case R_V810_BYTE:
252b5132
RH
599 case R_V850_8:
600 addend += (char) bfd_get_8 (abfd, address);
601
602 saddend = (bfd_signed_vma) addend;
435b1e90 603
252b5132
RH
604 if (saddend > 0x7f || saddend < -0x80)
605 return bfd_reloc_overflow;
606
607 bfd_put_8 (abfd, addend, address);
608 return bfd_reloc_ok;
609
610 case R_V850_CALLT_16_16_OFFSET:
611 addend += bfd_get_16 (abfd, address);
435b1e90 612
252b5132 613 saddend = (bfd_signed_vma) addend;
435b1e90 614
252b5132
RH
615 if (saddend > 0xffff || saddend < 0)
616 return bfd_reloc_overflow;
617
618 insn = addend;
619 break;
435b1e90 620
1cd986c5
NC
621 case R_V850_CALLT_15_16_OFFSET:
622 insn = bfd_get_16 (abfd, address);
623
5bb3703f 624 addend += insn & 0xfffe;
1cd986c5
NC
625
626 saddend = (bfd_signed_vma) addend;
627
628 if (saddend > 0xffff || saddend < 0)
629 return bfd_reloc_overflow;
630
631 insn = (0xfffe & addend)
632 | (insn & ~0xfffe);
633 break;
634
635 case R_V850_CALLT_6_7_OFFSET:
636 insn = bfd_get_16 (abfd, address);
637 addend += ((insn & 0x3f) << 1);
638
639 saddend = (bfd_signed_vma) addend;
640
641 if (saddend > 0x7e || saddend < 0)
642 return bfd_reloc_overflow;
643
644 if (addend & 1)
645 return bfd_reloc_dangerous;
646
647 insn &= 0xff80;
648 insn |= (addend >> 1);
649 break;
650
252b5132 651 case R_V850_16:
de863c74 652 case R_V810_HWORD:
252b5132
RH
653 case R_V850_SDA_16_16_OFFSET:
654 case R_V850_ZDA_16_16_OFFSET:
655 case R_V850_TDA_16_16_OFFSET:
656 addend += bfd_get_16 (abfd, address);
435b1e90 657
252b5132 658 saddend = (bfd_signed_vma) addend;
435b1e90 659
252b5132
RH
660 if (saddend > 0x7fff || saddend < -0x8000)
661 return bfd_reloc_overflow;
662
663 insn = addend;
664 break;
435b1e90 665
1cd986c5 666 case R_V850_16_S1:
252b5132
RH
667 case R_V850_SDA_15_16_OFFSET:
668 case R_V850_ZDA_15_16_OFFSET:
de863c74 669 case R_V810_GPWLO_1:
252b5132
RH
670 insn = bfd_get_16 (abfd, address);
671 addend += (insn & 0xfffe);
435b1e90 672
252b5132 673 saddend = (bfd_signed_vma) addend;
435b1e90 674
252b5132
RH
675 if (saddend > 0x7ffe || saddend < -0x8000)
676 return bfd_reloc_overflow;
435b1e90 677
252b5132
RH
678 if (addend & 1)
679 return bfd_reloc_dangerous;
435b1e90 680
dc810e39 681 insn = (addend &~ (bfd_vma) 1) | (insn & 1);
252b5132 682 break;
435b1e90 683
252b5132
RH
684 case R_V850_TDA_6_8_OFFSET:
685 insn = bfd_get_16 (abfd, address);
686 addend += ((insn & 0x7e) << 1);
435b1e90 687
252b5132 688 saddend = (bfd_signed_vma) addend;
435b1e90 689
252b5132
RH
690 if (saddend > 0xfc || saddend < 0)
691 return bfd_reloc_overflow;
435b1e90 692
252b5132
RH
693 if (addend & 3)
694 return bfd_reloc_dangerous;
435b1e90 695
252b5132
RH
696 insn &= 0xff81;
697 insn |= (addend >> 1);
698 break;
435b1e90 699
252b5132
RH
700 case R_V850_TDA_7_8_OFFSET:
701 insn = bfd_get_16 (abfd, address);
702 addend += ((insn & 0x7f) << 1);
435b1e90 703
252b5132 704 saddend = (bfd_signed_vma) addend;
435b1e90 705
252b5132
RH
706 if (saddend > 0xfe || saddend < 0)
707 return bfd_reloc_overflow;
435b1e90 708
252b5132
RH
709 if (addend & 1)
710 return bfd_reloc_dangerous;
435b1e90 711
252b5132
RH
712 insn &= 0xff80;
713 insn |= (addend >> 1);
714 break;
435b1e90 715
252b5132
RH
716 case R_V850_TDA_7_7_OFFSET:
717 insn = bfd_get_16 (abfd, address);
718 addend += insn & 0x7f;
435b1e90 719
252b5132 720 saddend = (bfd_signed_vma) addend;
435b1e90 721
252b5132
RH
722 if (saddend > 0x7f || saddend < 0)
723 return bfd_reloc_overflow;
435b1e90 724
252b5132
RH
725 insn &= 0xff80;
726 insn |= addend;
727 break;
435b1e90 728
252b5132
RH
729 case R_V850_TDA_4_5_OFFSET:
730 insn = bfd_get_16 (abfd, address);
731 addend += ((insn & 0xf) << 1);
435b1e90 732
252b5132 733 saddend = (bfd_signed_vma) addend;
435b1e90 734
252b5132
RH
735 if (saddend > 0x1e || saddend < 0)
736 return bfd_reloc_overflow;
435b1e90 737
252b5132
RH
738 if (addend & 1)
739 return bfd_reloc_dangerous;
435b1e90 740
252b5132
RH
741 insn &= 0xfff0;
742 insn |= (addend >> 1);
743 break;
435b1e90 744
252b5132
RH
745 case R_V850_TDA_4_4_OFFSET:
746 insn = bfd_get_16 (abfd, address);
747 addend += insn & 0xf;
435b1e90 748
252b5132 749 saddend = (bfd_signed_vma) addend;
435b1e90 750
252b5132
RH
751 if (saddend > 0xf || saddend < 0)
752 return bfd_reloc_overflow;
435b1e90 753
252b5132
RH
754 insn &= 0xfff0;
755 insn |= addend;
756 break;
435b1e90 757
de863c74
NC
758 case R_V810_WLO_1:
759 case R_V850_HWLO:
760 case R_V850_HWLO_1:
1cd986c5
NC
761 case R_V850_LO16_S1:
762 insn = bfd_get_16 (abfd, address);
763 result = insn & 0xfffe;
764 if (! v850_elf_perform_lo16_relocation (abfd, &result, addend))
765 return bfd_reloc_overflow;
766 if (result & 1)
767 return bfd_reloc_overflow;
768 insn = (result & 0xfffe)
769 | (insn & ~0xfffe);
770 bfd_put_16 (abfd, insn, address);
771 return bfd_reloc_ok;
772
de863c74 773 case R_V850_BLO:
1e50d24d
RS
774 case R_V850_LO16_SPLIT_OFFSET:
775 insn = bfd_get_32 (abfd, address);
776 result = ((insn & 0xfffe0000) >> 16) | ((insn & 0x20) >> 5);
777 if (! v850_elf_perform_lo16_relocation (abfd, &result, addend))
778 return bfd_reloc_overflow;
779 insn = (((result << 16) & 0xfffe0000)
780 | ((result << 5) & 0x20)
781 | (insn & ~0xfffe0020));
782 bfd_put_32 (abfd, insn, address);
783 return bfd_reloc_ok;
784
1cd986c5 785 case R_V850_16_SPLIT_OFFSET:
252b5132 786 case R_V850_SDA_16_16_SPLIT_OFFSET:
1cd986c5 787 case R_V850_ZDA_16_16_SPLIT_OFFSET:
252b5132
RH
788 insn = bfd_get_32 (abfd, address);
789 addend += ((insn & 0xfffe0000) >> 16) + ((insn & 0x20) >> 5);
435b1e90 790
252b5132 791 saddend = (bfd_signed_vma) addend;
435b1e90 792
252b5132
RH
793 if (saddend > 0x7fff || saddend < -0x8000)
794 return bfd_reloc_overflow;
435b1e90 795
252b5132
RH
796 insn &= 0x0001ffdf;
797 insn |= (addend & 1) << 5;
dc810e39 798 insn |= (addend &~ (bfd_vma) 1) << 16;
435b1e90 799
dc810e39 800 bfd_put_32 (abfd, (bfd_vma) insn, address);
252b5132 801 return bfd_reloc_ok;
435b1e90 802
252b5132
RH
803 case R_V850_GNU_VTINHERIT:
804 case R_V850_GNU_VTENTRY:
805 return bfd_reloc_ok;
806
807 }
808
dc810e39 809 bfd_put_16 (abfd, (bfd_vma) insn, address);
252b5132
RH
810 return bfd_reloc_ok;
811}
252b5132
RH
812\f
813/* Insert the addend into the instruction. */
e12dd2ea 814
252b5132 815static bfd_reloc_status_type
47b0e7ad
NC
816v850_elf_reloc (bfd *abfd ATTRIBUTE_UNUSED,
817 arelent *reloc,
818 asymbol *symbol,
819 void * data ATTRIBUTE_UNUSED,
820 asection *isection,
821 bfd *obfd,
822 char **err ATTRIBUTE_UNUSED)
252b5132
RH
823{
824 long relocation;
435b1e90 825
252b5132
RH
826 /* If there is an output BFD,
827 and the symbol is not a section name (which is only defined at final link time),
828 and either we are not putting the addend into the instruction
e12dd2ea 829 or the addend is zero, so there is nothing to add into the instruction
252b5132 830 then just fixup the address and return. */
47b0e7ad 831 if (obfd != NULL
252b5132
RH
832 && (symbol->flags & BSF_SECTION_SYM) == 0
833 && (! reloc->howto->partial_inplace
834 || reloc->addend == 0))
835 {
836 reloc->address += isection->output_offset;
837 return bfd_reloc_ok;
838 }
435b1e90 839
252b5132
RH
840 /* Catch relocs involving undefined symbols. */
841 if (bfd_is_und_section (symbol->section)
842 && (symbol->flags & BSF_WEAK) == 0
843 && obfd == NULL)
844 return bfd_reloc_undefined;
845
846 /* We handle final linking of some relocs ourselves. */
847
848 /* Is the address of the relocation really within the section? */
07515404 849 if (reloc->address > bfd_get_section_limit (abfd, isection))
252b5132 850 return bfd_reloc_outofrange;
435b1e90 851
4cc11e76 852 /* Work out which section the relocation is targeted at and the
252b5132 853 initial relocation command value. */
435b1e90 854
b34976b6 855 if (reloc->howto->pc_relative)
86aba9db
NC
856 return bfd_reloc_ok;
857
252b5132
RH
858 /* Get symbol value. (Common symbols are special.) */
859 if (bfd_is_com_section (symbol->section))
860 relocation = 0;
861 else
862 relocation = symbol->value;
435b1e90 863
252b5132
RH
864 /* Convert input-section-relative symbol value to absolute + addend. */
865 relocation += symbol->section->output_section->vma;
866 relocation += symbol->section->output_offset;
867 relocation += reloc->addend;
435b1e90 868
435b1e90 869 reloc->addend = relocation;
252b5132
RH
870 return bfd_reloc_ok;
871}
86aba9db
NC
872
873/* This function is used for relocs which are only used
874 for relaxing, which the linker should otherwise ignore. */
875
876static bfd_reloc_status_type
47b0e7ad
NC
877v850_elf_ignore_reloc (bfd *abfd ATTRIBUTE_UNUSED,
878 arelent *reloc_entry,
879 asymbol *symbol ATTRIBUTE_UNUSED,
880 void * data ATTRIBUTE_UNUSED,
881 asection *input_section,
882 bfd *output_bfd,
883 char **error_message ATTRIBUTE_UNUSED)
86aba9db
NC
884{
885 if (output_bfd != NULL)
886 reloc_entry->address += input_section->output_offset;
887
888 return bfd_reloc_ok;
889}
47b0e7ad 890/* Note: It is REQUIRED that the 'type' value of each entry
1cd986c5 891 in this array match the index of the entry in the array.
de863c74 892 SeeAlso: RELOC_NUBMER in include/elf/v850.h. */
47b0e7ad
NC
893static reloc_howto_type v850_elf_howto_table[] =
894{
895 /* This reloc does nothing. */
896 HOWTO (R_V850_NONE, /* Type. */
897 0, /* Rightshift. */
898 2, /* Size (0 = byte, 1 = short, 2 = long). */
899 32, /* Bitsize. */
900 FALSE, /* PC_relative. */
901 0, /* Bitpos. */
902 complain_overflow_bitfield, /* Complain_on_overflow. */
903 bfd_elf_generic_reloc, /* Special_function. */
904 "R_V850_NONE", /* Name. */
905 FALSE, /* Partial_inplace. */
906 0, /* Src_mask. */
907 0, /* Dst_mask. */
908 FALSE), /* PCrel_offset. */
909
910 /* A PC relative 9 bit branch. */
911 HOWTO (R_V850_9_PCREL, /* Type. */
1cd986c5
NC
912 0, /* Rightshift. */
913 1, /* Size (0 = byte, 1 = short, 2 = long). */
914 9, /* Bitsize. */
47b0e7ad
NC
915 TRUE, /* PC_relative. */
916 0, /* Bitpos. */
917 complain_overflow_bitfield, /* Complain_on_overflow. */
918 v850_elf_reloc, /* Special_function. */
919 "R_V850_9_PCREL", /* Name. */
920 FALSE, /* Partial_inplace. */
921 0x00ffffff, /* Src_mask. */
922 0x00ffffff, /* Dst_mask. */
923 TRUE), /* PCrel_offset. */
924
925 /* A PC relative 22 bit branch. */
926 HOWTO (R_V850_22_PCREL, /* Type. */
1cd986c5 927 0, /* Rightshift. */
47b0e7ad
NC
928 2, /* Size (0 = byte, 1 = short, 2 = long). */
929 22, /* Bitsize. */
930 TRUE, /* PC_relative. */
1cd986c5 931 0, /* Bitpos. */
47b0e7ad
NC
932 complain_overflow_signed, /* Complain_on_overflow. */
933 v850_elf_reloc, /* Special_function. */
934 "R_V850_22_PCREL", /* Name. */
935 FALSE, /* Partial_inplace. */
936 0x07ffff80, /* Src_mask. */
937 0x07ffff80, /* Dst_mask. */
938 TRUE), /* PCrel_offset. */
939
940 /* High 16 bits of symbol value. */
941 HOWTO (R_V850_HI16_S, /* Type. */
942 0, /* Rightshift. */
943 1, /* Size (0 = byte, 1 = short, 2 = long). */
944 16, /* Bitsize. */
945 FALSE, /* PC_relative. */
946 0, /* Bitpos. */
947 complain_overflow_dont, /* Complain_on_overflow. */
948 v850_elf_reloc, /* Special_function. */
949 "R_V850_HI16_S", /* Name. */
950 FALSE, /* Partial_inplace. */
951 0xffff, /* Src_mask. */
952 0xffff, /* Dst_mask. */
953 FALSE), /* PCrel_offset. */
954
955 /* High 16 bits of symbol value. */
956 HOWTO (R_V850_HI16, /* Type. */
957 0, /* Rightshift. */
958 1, /* Size (0 = byte, 1 = short, 2 = long). */
959 16, /* Bitsize. */
960 FALSE, /* PC_relative. */
961 0, /* Bitpos. */
962 complain_overflow_dont, /* Complain_on_overflow. */
963 v850_elf_reloc, /* Special_function. */
964 "R_V850_HI16", /* Name. */
965 FALSE, /* Partial_inplace. */
966 0xffff, /* Src_mask. */
967 0xffff, /* Dst_mask. */
968 FALSE), /* PCrel_offset. */
969
970 /* Low 16 bits of symbol value. */
971 HOWTO (R_V850_LO16, /* Type. */
972 0, /* Rightshift. */
973 1, /* Size (0 = byte, 1 = short, 2 = long). */
974 16, /* Bitsize. */
975 FALSE, /* PC_relative. */
976 0, /* Bitpos. */
977 complain_overflow_dont, /* Complain_on_overflow. */
978 v850_elf_reloc, /* Special_function. */
979 "R_V850_LO16", /* Name. */
980 FALSE, /* Partial_inplace. */
981 0xffff, /* Src_mask. */
982 0xffff, /* Dst_mask. */
983 FALSE), /* PCrel_offset. */
984
985 /* Simple 32bit reloc. */
986 HOWTO (R_V850_ABS32, /* Type. */
987 0, /* Rightshift. */
988 2, /* Size (0 = byte, 1 = short, 2 = long). */
989 32, /* Bitsize. */
990 FALSE, /* PC_relative. */
991 0, /* Bitpos. */
992 complain_overflow_dont, /* Complain_on_overflow. */
993 v850_elf_reloc, /* Special_function. */
994 "R_V850_ABS32", /* Name. */
995 FALSE, /* Partial_inplace. */
996 0xffffffff, /* Src_mask. */
997 0xffffffff, /* Dst_mask. */
998 FALSE), /* PCrel_offset. */
999
1000 /* Simple 16bit reloc. */
1001 HOWTO (R_V850_16, /* Type. */
1002 0, /* Rightshift. */
1003 1, /* Size (0 = byte, 1 = short, 2 = long). */
1004 16, /* Bitsize. */
1005 FALSE, /* PC_relative. */
1006 0, /* Bitpos. */
1007 complain_overflow_dont, /* Complain_on_overflow. */
1008 bfd_elf_generic_reloc, /* Special_function. */
1009 "R_V850_16", /* Name. */
1010 FALSE, /* Partial_inplace. */
1011 0xffff, /* Src_mask. */
1012 0xffff, /* Dst_mask. */
1013 FALSE), /* PCrel_offset. */
1014
1015 /* Simple 8bit reloc. */
1016 HOWTO (R_V850_8, /* Type. */
1017 0, /* Rightshift. */
1018 0, /* Size (0 = byte, 1 = short, 2 = long). */
1019 8, /* Bitsize. */
1020 FALSE, /* PC_relative. */
1021 0, /* Bitpos. */
1022 complain_overflow_dont, /* Complain_on_overflow. */
1023 bfd_elf_generic_reloc, /* Special_function. */
1024 "R_V850_8", /* Name. */
1025 FALSE, /* Partial_inplace. */
1026 0xff, /* Src_mask. */
1027 0xff, /* Dst_mask. */
1028 FALSE), /* PCrel_offset. */
1029
1030 /* 16 bit offset from the short data area pointer. */
1031 HOWTO (R_V850_SDA_16_16_OFFSET, /* Type. */
1032 0, /* Rightshift. */
1033 1, /* Size (0 = byte, 1 = short, 2 = long). */
1034 16, /* Bitsize. */
1035 FALSE, /* PC_relative. */
1036 0, /* Bitpos. */
1037 complain_overflow_dont, /* Complain_on_overflow. */
1038 v850_elf_reloc, /* Special_function. */
1039 "R_V850_SDA_16_16_OFFSET", /* Name. */
1040 FALSE, /* Partial_inplace. */
1041 0xffff, /* Src_mask. */
1042 0xffff, /* Dst_mask. */
1043 FALSE), /* PCrel_offset. */
1044
1045 /* 15 bit offset from the short data area pointer. */
1046 HOWTO (R_V850_SDA_15_16_OFFSET, /* Type. */
1047 1, /* Rightshift. */
1048 1, /* Size (0 = byte, 1 = short, 2 = long). */
1049 16, /* Bitsize. */
1050 FALSE, /* PC_relative. */
1051 1, /* Bitpos. */
1052 complain_overflow_dont, /* Complain_on_overflow. */
1053 v850_elf_reloc, /* Special_function. */
1054 "R_V850_SDA_15_16_OFFSET", /* Name. */
1055 FALSE, /* Partial_inplace. */
1056 0xfffe, /* Src_mask. */
1057 0xfffe, /* Dst_mask. */
1058 FALSE), /* PCrel_offset. */
1059
1060 /* 16 bit offset from the zero data area pointer. */
1061 HOWTO (R_V850_ZDA_16_16_OFFSET, /* Type. */
1062 0, /* Rightshift. */
1063 1, /* Size (0 = byte, 1 = short, 2 = long). */
1064 16, /* Bitsize. */
1065 FALSE, /* PC_relative. */
1066 0, /* Bitpos. */
1067 complain_overflow_dont, /* Complain_on_overflow. */
1068 v850_elf_reloc, /* Special_function. */
1069 "R_V850_ZDA_16_16_OFFSET", /* Name. */
1070 FALSE, /* Partial_inplace. */
1071 0xffff, /* Src_mask. */
1072 0xffff, /* Dst_mask. */
1073 FALSE), /* PCrel_offset. */
1074
1075 /* 15 bit offset from the zero data area pointer. */
1076 HOWTO (R_V850_ZDA_15_16_OFFSET, /* Type. */
1077 1, /* Rightshift. */
1078 1, /* Size (0 = byte, 1 = short, 2 = long). */
1079 16, /* Bitsize. */
1080 FALSE, /* PC_relative. */
1081 1, /* Bitpos. */
1082 complain_overflow_dont, /* Complain_on_overflow. */
1083 v850_elf_reloc, /* Special_function. */
1084 "R_V850_ZDA_15_16_OFFSET", /* Name. */
1085 FALSE, /* Partial_inplace. */
1086 0xfffe, /* Src_mask. */
1087 0xfffe, /* Dst_mask. */
1088 FALSE), /* PCrel_offset. */
1089
1090 /* 6 bit offset from the tiny data area pointer. */
1091 HOWTO (R_V850_TDA_6_8_OFFSET, /* Type. */
1092 2, /* Rightshift. */
1093 1, /* Size (0 = byte, 1 = short, 2 = long). */
1094 8, /* Bitsize. */
1095 FALSE, /* PC_relative. */
1096 1, /* Bitpos. */
1097 complain_overflow_dont, /* Complain_on_overflow. */
1098 v850_elf_reloc, /* Special_function. */
1099 "R_V850_TDA_6_8_OFFSET", /* Name. */
1100 FALSE, /* Partial_inplace. */
1101 0x7e, /* Src_mask. */
1102 0x7e, /* Dst_mask. */
1103 FALSE), /* PCrel_offset. */
1104
1105 /* 8 bit offset from the tiny data area pointer. */
1106 HOWTO (R_V850_TDA_7_8_OFFSET, /* Type. */
1107 1, /* Rightshift. */
1108 1, /* Size (0 = byte, 1 = short, 2 = long). */
1109 8, /* Bitsize. */
1110 FALSE, /* PC_relative. */
1111 0, /* Bitpos. */
1112 complain_overflow_dont, /* Complain_on_overflow. */
1113 v850_elf_reloc, /* Special_function. */
1114 "R_V850_TDA_7_8_OFFSET", /* Name. */
1115 FALSE, /* Partial_inplace. */
1116 0x7f, /* Src_mask. */
1117 0x7f, /* Dst_mask. */
1118 FALSE), /* PCrel_offset. */
1119
1120 /* 7 bit offset from the tiny data area pointer. */
1121 HOWTO (R_V850_TDA_7_7_OFFSET, /* Type. */
1122 0, /* Rightshift. */
1123 1, /* Size (0 = byte, 1 = short, 2 = long). */
1124 7, /* Bitsize. */
1125 FALSE, /* PC_relative. */
1126 0, /* Bitpos. */
1127 complain_overflow_dont, /* Complain_on_overflow. */
1128 v850_elf_reloc, /* Special_function. */
1129 "R_V850_TDA_7_7_OFFSET", /* Name. */
1130 FALSE, /* Partial_inplace. */
1131 0x7f, /* Src_mask. */
1132 0x7f, /* Dst_mask. */
1133 FALSE), /* PCrel_offset. */
1134
1135 /* 16 bit offset from the tiny data area pointer! */
1136 HOWTO (R_V850_TDA_16_16_OFFSET, /* Type. */
1137 0, /* Rightshift. */
1138 1, /* Size (0 = byte, 1 = short, 2 = long). */
1139 16, /* Bitsize. */
1140 FALSE, /* PC_relative. */
1141 0, /* Bitpos. */
1142 complain_overflow_dont, /* Complain_on_overflow. */
1143 v850_elf_reloc, /* Special_function. */
1144 "R_V850_TDA_16_16_OFFSET", /* Name. */
1145 FALSE, /* Partial_inplace. */
1146 0xffff, /* Src_mask. */
1147 0xfff, /* Dst_mask. */
1148 FALSE), /* PCrel_offset. */
1149
1150 /* 5 bit offset from the tiny data area pointer. */
1151 HOWTO (R_V850_TDA_4_5_OFFSET, /* Type. */
1152 1, /* Rightshift. */
1153 1, /* Size (0 = byte, 1 = short, 2 = long). */
1154 5, /* Bitsize. */
1155 FALSE, /* PC_relative. */
1156 0, /* Bitpos. */
1157 complain_overflow_dont, /* Complain_on_overflow. */
1158 v850_elf_reloc, /* Special_function. */
1159 "R_V850_TDA_4_5_OFFSET", /* Name. */
1160 FALSE, /* Partial_inplace. */
1161 0x0f, /* Src_mask. */
1162 0x0f, /* Dst_mask. */
1163 FALSE), /* PCrel_offset. */
1164
1165 /* 4 bit offset from the tiny data area pointer. */
1166 HOWTO (R_V850_TDA_4_4_OFFSET, /* Type. */
1167 0, /* Rightshift. */
1168 1, /* Size (0 = byte, 1 = short, 2 = long). */
1169 4, /* Bitsize. */
1170 FALSE, /* PC_relative. */
1171 0, /* Bitpos. */
1172 complain_overflow_dont, /* Complain_on_overflow. */
1173 v850_elf_reloc, /* Special_function. */
1174 "R_V850_TDA_4_4_OFFSET", /* Name. */
1175 FALSE, /* Partial_inplace. */
1176 0x0f, /* Src_mask. */
1177 0x0f, /* Dst_mask. */
1178 FALSE), /* PCrel_offset. */
1179
1180 /* 16 bit offset from the short data area pointer. */
1181 HOWTO (R_V850_SDA_16_16_SPLIT_OFFSET, /* Type. */
1182 0, /* Rightshift. */
1183 2, /* Size (0 = byte, 1 = short, 2 = long). */
1184 16, /* Bitsize. */
1185 FALSE, /* PC_relative. */
1186 0, /* Bitpos. */
1187 complain_overflow_dont, /* Complain_on_overflow. */
1188 v850_elf_reloc, /* Special_function. */
1189 "R_V850_SDA_16_16_SPLIT_OFFSET",/* Name. */
1190 FALSE, /* Partial_inplace. */
1191 0xfffe0020, /* Src_mask. */
1192 0xfffe0020, /* Dst_mask. */
1193 FALSE), /* PCrel_offset. */
1194
1195 /* 16 bit offset from the zero data area pointer. */
1196 HOWTO (R_V850_ZDA_16_16_SPLIT_OFFSET, /* Type. */
1197 0, /* Rightshift. */
1198 2, /* Size (0 = byte, 1 = short, 2 = long). */
1199 16, /* Bitsize. */
1200 FALSE, /* PC_relative. */
1201 0, /* Bitpos. */
1202 complain_overflow_dont, /* Complain_on_overflow. */
1203 v850_elf_reloc, /* Special_function. */
1204 "R_V850_ZDA_16_16_SPLIT_OFFSET",/* Name. */
1205 FALSE, /* Partial_inplace. */
1206 0xfffe0020, /* Src_mask. */
1207 0xfffe0020, /* Dst_mask. */
1208 FALSE), /* PCrel_offset. */
1209
1210 /* 6 bit offset from the call table base pointer. */
1211 HOWTO (R_V850_CALLT_6_7_OFFSET, /* Type. */
1212 0, /* Rightshift. */
1213 1, /* Size (0 = byte, 1 = short, 2 = long). */
1214 7, /* Bitsize. */
1215 FALSE, /* PC_relative. */
1216 0, /* Bitpos. */
1217 complain_overflow_dont, /* Complain_on_overflow. */
1218 v850_elf_reloc, /* Special_function. */
1219 "R_V850_CALLT_6_7_OFFSET", /* Name. */
1220 FALSE, /* Partial_inplace. */
1221 0x3f, /* Src_mask. */
1222 0x3f, /* Dst_mask. */
1223 FALSE), /* PCrel_offset. */
1224
1225 /* 16 bit offset from the call table base pointer. */
1226 HOWTO (R_V850_CALLT_16_16_OFFSET, /* Type. */
1227 0, /* Rightshift. */
1228 1, /* Size (0 = byte, 1 = short, 2 = long). */
1229 16, /* Bitsize. */
1230 FALSE, /* PC_relative. */
1231 0, /* Bitpos. */
1232 complain_overflow_dont, /* Complain_on_overflow. */
1233 v850_elf_reloc, /* Special_function. */
1234 "R_V850_CALLT_16_16_OFFSET", /* Name. */
1235 FALSE, /* Partial_inplace. */
1236 0xffff, /* Src_mask. */
1237 0xffff, /* Dst_mask. */
1238 FALSE), /* PCrel_offset. */
1239
1cd986c5 1240
47b0e7ad
NC
1241 /* GNU extension to record C++ vtable hierarchy */
1242 HOWTO (R_V850_GNU_VTINHERIT, /* Type. */
1cd986c5
NC
1243 0, /* Rightshift. */
1244 2, /* Size (0 = byte, 1 = short, 2 = long). */
1245 0, /* Bitsize. */
1246 FALSE, /* PC_relative. */
1247 0, /* Bitpos. */
1248 complain_overflow_dont, /* Complain_on_overflow. */
1249 NULL, /* Special_function. */
1250 "R_V850_GNU_VTINHERIT", /* Name. */
1251 FALSE, /* Partial_inplace. */
1252 0, /* Src_mask. */
1253 0, /* Dst_mask. */
1254 FALSE), /* PCrel_offset. */
1255
1256 /* GNU extension to record C++ vtable member usage. */
47b0e7ad 1257 HOWTO (R_V850_GNU_VTENTRY, /* Type. */
1cd986c5
NC
1258 0, /* Rightshift. */
1259 2, /* Size (0 = byte, 1 = short, 2 = long). */
1260 0, /* Bitsize. */
1261 FALSE, /* PC_relative. */
1262 0, /* Bitpos. */
1263 complain_overflow_dont, /* Complain_on_overflow. */
1264 _bfd_elf_rel_vtable_reloc_fn, /* Special_function. */
1265 "R_V850_GNU_VTENTRY", /* Name. */
1266 FALSE, /* Partial_inplace. */
1267 0, /* Src_mask. */
1268 0, /* Dst_mask. */
1269 FALSE), /* PCrel_offset. */
47b0e7ad
NC
1270
1271 /* Indicates a .longcall pseudo-op. The compiler will generate a .longcall
1272 pseudo-op when it finds a function call which can be relaxed. */
1273 HOWTO (R_V850_LONGCALL, /* Type. */
1cd986c5
NC
1274 0, /* Rightshift. */
1275 2, /* Size (0 = byte, 1 = short, 2 = long). */
1276 32, /* Bitsize. */
1277 TRUE, /* PC_relative. */
1278 0, /* Bitpos. */
1279 complain_overflow_signed, /* Complain_on_overflow. */
1280 v850_elf_ignore_reloc, /* Special_function. */
1281 "R_V850_LONGCALL", /* Name. */
1282 FALSE, /* Partial_inplace. */
1283 0, /* Src_mask. */
1284 0, /* Dst_mask. */
1285 TRUE), /* PCrel_offset. */
47b0e7ad
NC
1286
1287 /* Indicates a .longjump pseudo-op. The compiler will generate a
1288 .longjump pseudo-op when it finds a branch which can be relaxed. */
1289 HOWTO (R_V850_LONGJUMP, /* Type. */
1cd986c5
NC
1290 0, /* Rightshift. */
1291 2, /* Size (0 = byte, 1 = short, 2 = long). */
1292 32, /* Bitsize. */
1293 TRUE, /* PC_relative. */
1294 0, /* Bitpos. */
1295 complain_overflow_signed, /* Complain_on_overflow. */
1296 v850_elf_ignore_reloc, /* Special_function. */
1297 "R_V850_LONGJUMP", /* Name. */
1298 FALSE, /* Partial_inplace. */
1299 0, /* Src_mask. */
1300 0, /* Dst_mask. */
1301 TRUE), /* PCrel_offset. */
47b0e7ad
NC
1302
1303 HOWTO (R_V850_ALIGN, /* Type. */
1cd986c5
NC
1304 0, /* Rightshift. */
1305 1, /* Size (0 = byte, 1 = short, 2 = long). */
1306 0, /* Bitsize. */
1307 FALSE, /* PC_relative. */
1308 0, /* Bitpos. */
1309 complain_overflow_unsigned, /* Complain_on_overflow. */
1310 v850_elf_ignore_reloc, /* Special_function. */
1311 "R_V850_ALIGN", /* Name. */
1312 FALSE, /* Partial_inplace. */
1313 0, /* Src_mask. */
1314 0, /* Dst_mask. */
1315 TRUE), /* PCrel_offset. */
1316
47b0e7ad
NC
1317 /* Simple pc-relative 32bit reloc. */
1318 HOWTO (R_V850_REL32, /* Type. */
1319 0, /* Rightshift. */
1320 2, /* Size (0 = byte, 1 = short, 2 = long). */
1321 32, /* Bitsize. */
1322 TRUE, /* PC_relative. */
1323 0, /* Bitpos. */
1324 complain_overflow_dont, /* Complain_on_overflow. */
1325 v850_elf_reloc, /* Special_function. */
1326 "R_V850_REL32", /* Name. */
1327 FALSE, /* Partial_inplace. */
1328 0xffffffff, /* Src_mask. */
1329 0xffffffff, /* Dst_mask. */
1330 FALSE), /* PCrel_offset. */
1331
1332 /* An ld.bu version of R_V850_LO16. */
1333 HOWTO (R_V850_LO16_SPLIT_OFFSET, /* Type. */
1334 0, /* Rightshift. */
1335 2, /* Size (0 = byte, 1 = short, 2 = long). */
1336 16, /* Bitsize. */
1337 FALSE, /* PC_relative. */
1338 0, /* Bitpos. */
1339 complain_overflow_dont, /* Complain_on_overflow. */
1340 v850_elf_reloc, /* Special_function. */
1341 "R_V850_LO16_SPLIT_OFFSET", /* Name. */
1342 FALSE, /* Partial_inplace. */
1343 0xfffe0020, /* Src_mask. */
1344 0xfffe0020, /* Dst_mask. */
1345 FALSE), /* PCrel_offset. */
1cd986c5
NC
1346
1347 /* A unsigned PC relative 16 bit loop. */
1348 HOWTO (R_V850_16_PCREL, /* Type. */
1349 0, /* Rightshift. */
1350 1, /* Size (0 = byte, 1 = short, 2 = long). */
1351 16, /* Bitsize. */
1352 TRUE, /* PC_relative. */
1353 0, /* Bitpos. */
1354 complain_overflow_bitfield, /* Complain_on_overflow. */
1355 v850_elf_reloc, /* Special_function. */
1356 "R_V850_16_PCREL", /* Name. */
1357 FALSE, /* Partial_inplace. */
1358 0xfffe, /* Src_mask. */
1359 0xfffe, /* Dst_mask. */
1360 TRUE), /* PCrel_offset. */
1361
1362 /* A PC relative 17 bit branch. */
1363 HOWTO (R_V850_17_PCREL, /* Type. */
1364 0, /* Rightshift. */
1365 2, /* Size (0 = byte, 1 = short, 2 = long). */
1366 17, /* Bitsize. */
1367 TRUE, /* PC_relative. */
1368 0, /* Bitpos. */
1369 complain_overflow_bitfield, /* Complain_on_overflow. */
1370 v850_elf_reloc, /* Special_function. */
1371 "R_V850_17_PCREL", /* Name. */
1372 FALSE, /* Partial_inplace. */
1373 0x0010fffe, /* Src_mask. */
1374 0x0010fffe, /* Dst_mask. */
1375 TRUE), /* PCrel_offset. */
1376
1377 /* A 23bit offset ld/st. */
1378 HOWTO (R_V850_23, /* type. */
1379 0, /* rightshift. */
1380 2, /* size (0 = byte, 1 = short, 2 = long). */
1381 23, /* bitsize. */
1382 FALSE, /* pc_relative. */
1383 0, /* bitpos. */
1384 complain_overflow_dont, /* complain_on_overflow. */
1385 v850_elf_reloc, /* special_function. */
1386 "R_V850_23", /* name. */
1387 FALSE, /* partial_inplace. */
1388 0xffff07f0, /* src_mask. */
1389 0xffff07f0, /* dst_mask. */
1390 FALSE), /* pcrel_offset. */
1391
1392 /* A PC relative 32 bit branch. */
1393 HOWTO (R_V850_32_PCREL, /* type. */
1394 1, /* rightshift. */
1395 2, /* size (0 = byte, 1 = short, 2 = long). */
1396 32, /* bitsize. */
1397 TRUE, /* pc_relative. */
1398 1, /* bitpos. */
1399 complain_overflow_signed, /* complain_on_overflow. */
1400 v850_elf_reloc, /* special_function. */
1401 "R_V850_32_PCREL", /* name. */
1402 FALSE, /* partial_inplace. */
1403 0xfffffffe, /* src_mask. */
1404 0xfffffffe, /* dst_mask. */
1405 TRUE), /* pcrel_offset. */
1406
1407 /* A absolute 32 bit branch. */
1408 HOWTO (R_V850_32_ABS, /* type. */
1409 1, /* rightshift. */
1410 2, /* size (0 = byte, 1 = short, 2 = long). */
1411 32, /* bitsize. */
1412 TRUE, /* pc_relative. */
1413 1, /* bitpos. */
1414 complain_overflow_signed, /* complain_on_overflow. */
1415 v850_elf_reloc, /* special_function. */
1416 "R_V850_32_ABS", /* name. */
1417 FALSE, /* partial_inplace. */
1418 0xfffffffe, /* src_mask. */
1419 0xfffffffe, /* dst_mask. */
1420 FALSE), /* pcrel_offset. */
1421
1422 /* High 16 bits of symbol value. */
1423 HOWTO (R_V850_HI16, /* Type. */
1424 0, /* Rightshift. */
1425 1, /* Size (0 = byte, 1 = short, 2 = long). */
1426 16, /* Bitsize. */
1427 FALSE, /* PC_relative. */
1428 0, /* Bitpos. */
1429 complain_overflow_dont, /* Complain_on_overflow. */
1430 v850_elf_reloc, /* Special_function. */
1431 "R_V850_HI16", /* Name. */
1432 FALSE, /* Partial_inplace. */
1433 0xffff, /* Src_mask. */
1434 0xffff, /* Dst_mask. */
1435 FALSE), /* PCrel_offset. */
1436
1437 /* Low 16 bits of symbol value. */
1438 HOWTO (R_V850_16_S1, /* type. */
1439 1, /* rightshift. */
1440 1, /* size (0 = byte, 1 = short, 2 = long). */
1441 16, /* bitsize. */
1442 FALSE, /* pc_relative. */
1443 1, /* bitpos. */
1444 complain_overflow_dont, /* complain_on_overflow. */
1445 v850_elf_reloc, /* special_function. */
1446 "R_V850_16_S1", /* name. */
1447 FALSE, /* partial_inplace. */
1448 0xfffe, /* src_mask. */
1449 0xfffe, /* dst_mask. */
1450 FALSE), /* pcrel_offset. */
1451
1452 /* Low 16 bits of symbol value. */
1453 HOWTO (R_V850_LO16_S1, /* type. */
1454 1, /* rightshift. */
1455 1, /* size (0 = byte, 1 = short, 2 = long). */
1456 16, /* bitsize. */
1457 FALSE, /* pc_relative. */
1458 1, /* bitpos. */
1459 complain_overflow_dont, /* complain_on_overflow. */
1460 v850_elf_reloc, /* special_function. */
1461 "R_V850_LO16_S1", /* name. */
1462 FALSE, /* partial_inplace. */
1463 0xfffe, /* src_mask. */
1464 0xfffe, /* dst_mask. */
1465 FALSE), /* pcrel_offset. */
1466
1467 /* 16 bit offset from the call table base pointer. */
1468 HOWTO (R_V850_CALLT_15_16_OFFSET, /* type. */
1469 1, /* rightshift. */
1470 1, /* size (0 = byte, 1 = short, 2 = long). */
1471 16, /* bitsize. */
1472 FALSE, /* pc_relative. */
1473 1, /* bitpos. */
1474 complain_overflow_dont, /* complain_on_overflow. */
1475 v850_elf_reloc, /* special_function. */
1476 "R_V850_CALLT_15_16_OFFSET", /* name. */
1477 FALSE, /* partial_inplace. */
1478 0xfffe, /* src_mask. */
1479 0xfffe, /* dst_mask. */
1480 FALSE), /* pcrel_offset. */
1481
1482 /* Like R_V850_32 PCREL, but referring to the GOT table entry for
1483 the symbol. */
1484 HOWTO (R_V850_32_GOTPCREL, /* type. */
1485 0, /* rightshift. */
1486 2, /* size (0 = byte, 1 = short, 2 = long). */
1487 32, /* bitsize. */
1488 TRUE, /* pc_relative. */
1489 0, /* bitpos. */
1490 complain_overflow_unsigned, /* complain_on_overflow. */
1491 v850_elf_reloc, /* special_function. */
1492 "R_V850_32_GOTPCREL", /* name. */
1493 FALSE, /* partial_inplace. */
1494 0xffffffff, /* src_mask. */
1495 0xffffffff, /* dst_mask. */
1496 TRUE), /* pcrel_offset. */
1497
1498 /* Like R_V850_SDA_, but referring to the GOT table entry for
1499 the symbol. */
1500 HOWTO (R_V850_16_GOT, /* type. */
1501 0, /* rightshift. */
1502 2, /* size (0 = byte, 1 = short, 2 = long). */
1503 16, /* bitsize. */
1504 FALSE, /* pc_relative. */
1505 0, /* bitpos. */
1506 complain_overflow_unsigned, /* complain_on_overflow. */
1507 bfd_elf_generic_reloc, /* special_function. */
1508 "R_V850_16_GOT", /* name. */
1509 FALSE, /* partial_inplace. */
1510 0xffff, /* src_mask. */
1511 0xffff, /* dst_mask. */
1512 FALSE), /* pcrel_offset. */
1513
1514 HOWTO (R_V850_32_GOT, /* type. */
1515 0, /* rightshift. */
1516 2, /* size (0 = byte, 1 = short, 2 = long). */
1517 32, /* bitsize. */
1518 FALSE, /* pc_relative. */
1519 0, /* bitpos. */
1520 complain_overflow_unsigned, /* complain_on_overflow. */
1521 bfd_elf_generic_reloc, /* special_function. */
1522 "R_V850_32_GOT", /* name. */
1523 FALSE, /* partial_inplace. */
1524 0xffffffff, /* src_mask. */
1525 0xffffffff, /* dst_mask. */
1526 FALSE), /* pcrel_offset. */
1527
1528 /* Like R_V850_22_PCREL, but referring to the procedure linkage table
1529 entry for the symbol. */
1530 HOWTO (R_V850_22_PLT, /* type. */
1531 1, /* rightshift. */
1532 2, /* size (0 = byte, 1 = short, 2 = long). */
1533 22, /* bitsize. */
1534 TRUE, /* pc_relative. */
1535 7, /* bitpos. */
1536 complain_overflow_signed, /* complain_on_overflow. */
1537 bfd_elf_generic_reloc, /* special_function. */
1538 "R_V850_22_PLT", /* name. */
1539 FALSE, /* partial_inplace. */
1540 0x07ffff80, /* src_mask. */
1541 0x07ffff80, /* dst_mask. */
1542 TRUE), /* pcrel_offset. */
1543
1544 HOWTO (R_V850_32_PLT, /* type. */
1545 1, /* rightshift. */
1546 2, /* size (0 = byte, 1 = short, 2 = long). */
1547 32, /* bitsize. */
1548 TRUE, /* pc_relative. */
1549 1, /* bitpos. */
1550 complain_overflow_signed, /* complain_on_overflow. */
1551 bfd_elf_generic_reloc, /* special_function. */
1552 "R_V850_32_PLT", /* name. */
1553 FALSE, /* partial_inplace. */
1554 0xffffffff, /* src_mask. */
1555 0xffffffff, /* dst_mask. */
1556 TRUE), /* pcrel_offset. */
1557
1558 /* This is used only by the dynamic linker. The symbol should exist
1559 both in the object being run and in some shared library. The
1560 dynamic linker copies the data addressed by the symbol from the
1561 shared library into the object, because the object being
1562 run has to have the data at some particular address. */
1563 HOWTO (R_V850_COPY, /* type. */
1564 0, /* rightshift. */
1565 2, /* size (0 = byte, 1 = short, 2 = long). */
1566 32, /* bitsize. */
1567 FALSE, /* pc_relative. */
1568 0, /* bitpos. */
1569 complain_overflow_bitfield, /* complain_on_overflow. */
1570 bfd_elf_generic_reloc, /* special_function. */
1571 "R_V850_COPY", /* name. */
1572 FALSE, /* partial_inplace. */
1573 0xffffffff, /* src_mask. */
1574 0xffffffff, /* dst_mask. */
1575 FALSE), /* pcrel_offset. */
1576
1577 /* Like R_M32R_24, but used when setting global offset table
1578 entries. */
1579 HOWTO (R_V850_GLOB_DAT, /* type. */
1580 0, /* rightshift. */
1581 2, /* size (0 = byte, 1 = short, 2 = long) */
1582 32, /* bitsize. */
1583 FALSE, /* pc_relative. */
1584 0, /* bitpos. */
1585 complain_overflow_bitfield, /* complain_on_overflow. */
1586 bfd_elf_generic_reloc, /* special_function. */
1587 "R_V850_GLOB_DAT", /* name. */
1588 FALSE, /* partial_inplace. */
1589 0xffffffff, /* src_mask. */
1590 0xffffffff, /* dst_mask. */
1591 FALSE), /* pcrel_offset. */
1592
1593 /* Marks a procedure linkage table entry for a symbol. */
1594 HOWTO (R_V850_JMP_SLOT, /* type. */
1595 0, /* rightshift. */
1596 2, /* size (0 = byte, 1 = short, 2 = long) */
1597 32, /* bitsize. */
1598 FALSE, /* pc_relative. */
1599 0, /* bitpos. */
1600 complain_overflow_bitfield, /* complain_on_overflow. */
1601 bfd_elf_generic_reloc, /* special_function. */
1602 "R_V850_JMP_SLOT", /* name. */
1603 FALSE, /* partial_inplace. */
1604 0xffffffff, /* src_mask. */
1605 0xffffffff, /* dst_mask. */
1606 FALSE), /* pcrel_offset. */
1607
1608 /* Used only by the dynamic linker. When the object is run, this
1609 longword is set to the load address of the object, plus the
1610 addend. */
1611 HOWTO (R_V850_RELATIVE, /* type. */
1612 0, /* rightshift. */
1613 2, /* size (0 = byte, 1 = short, 2 = long) */
1614 32, /* bitsize. */
1615 FALSE, /* pc_relative. */
1616 0, /* bitpos. */
1617 complain_overflow_bitfield, /* complain_on_overflow. */
1618 bfd_elf_generic_reloc, /* special_function. */
1619 "R_V850_RELATIVE", /* name. */
1620 FALSE, /* partial_inplace. */
1621 0xffffffff, /* src_mask. */
1622 0xffffffff, /* dst_mask. */
1623 FALSE), /* pcrel_offset. */
1624
1625 HOWTO (R_V850_16_GOTOFF, /* type. */
1626 0, /* rightshift. */
1627 2, /* size (0 = byte, 1 = short, 2 = long) */
1628 16, /* bitsize. */
1629 FALSE, /* pc_relative. */
1630 0, /* bitpos. */
1631 complain_overflow_bitfield, /* complain_on_overflow. */
1632 bfd_elf_generic_reloc, /* special_function. */
1633 "R_V850_16_GOTOFF", /* name. */
1634 FALSE, /* partial_inplace. */
1635 0xffff, /* src_mask. */
1636 0xffff, /* dst_mask. */
1637 FALSE), /* pcrel_offset. */
1638
1639 HOWTO (R_V850_32_GOTOFF, /* type. */
1640 0, /* rightshift. */
1641 2, /* size (0 = byte, 1 = short, 2 = long) */
1642 32, /* bitsize. */
1643 FALSE, /* pc_relative. */
1644 0, /* bitpos. */
1645 complain_overflow_bitfield, /* complain_on_overflow. */
1646 bfd_elf_generic_reloc, /* special_function. */
1647 "R_V850_32_GOTOFF", /* name. */
1648 FALSE, /* partial_inplace. */
1649 0xffffffff, /* src_mask. */
1650 0xffffffff, /* dst_mask. */
1651 FALSE), /* pcrel_offset. */
1652
1653 HOWTO (R_V850_CODE, /* type. */
1654 0, /* rightshift. */
1655 1, /* size (0 = byte, 1 = short, 2 = long) */
1656 0, /* bitsize. */
1657 FALSE, /* pc_relative. */
1658 0, /* bitpos. */
1659 complain_overflow_unsigned, /* complain_on_overflow. */
1660 v850_elf_ignore_reloc, /* special_function. */
1661 "R_V850_CODE", /* name. */
1662 FALSE, /* partial_inplace. */
1663 0, /* src_mask. */
1664 0, /* dst_mask. */
1665 TRUE), /* pcrel_offset. */
1666
1667 HOWTO (R_V850_DATA, /* type. */
1668 0, /* rightshift. */
1669 1, /* size (0 = byte, 1 = short, 2 = long) */
1670 0, /* bitsize. */
1671 FALSE, /* pc_relative. */
1672 0, /* bitpos. */
1673 complain_overflow_unsigned, /* complain_on_overflow. */
1674 v850_elf_ignore_reloc, /* special_function. */
1675 "R_V850_DATA", /* name. */
1676 FALSE, /* partial_inplace. */
1677 0, /* src_mask. */
1678 0, /* dst_mask. */
1679 TRUE), /* pcrel_offset. */
1680
47b0e7ad
NC
1681};
1682
1683/* Map BFD reloc types to V850 ELF reloc types. */
1684
1685struct v850_elf_reloc_map
1686{
1687 /* BFD_RELOC_V850_CALLT_16_16_OFFSET is 258, which will not fix in an
1688 unsigned char. */
1689 bfd_reloc_code_real_type bfd_reloc_val;
1690 unsigned int elf_reloc_val;
1691};
1692
1693static const struct v850_elf_reloc_map v850_elf_reloc_map[] =
1694{
1cd986c5
NC
1695 { BFD_RELOC_NONE, R_V850_NONE },
1696 { BFD_RELOC_V850_9_PCREL, R_V850_9_PCREL },
1697 { BFD_RELOC_V850_22_PCREL, R_V850_22_PCREL },
1698 { BFD_RELOC_HI16_S, R_V850_HI16_S },
1699 { BFD_RELOC_HI16, R_V850_HI16 },
1700 { BFD_RELOC_LO16, R_V850_LO16 },
1701 { BFD_RELOC_32, R_V850_ABS32 },
1702 { BFD_RELOC_32_PCREL, R_V850_REL32 },
1703 { BFD_RELOC_16, R_V850_16 },
1704 { BFD_RELOC_8, R_V850_8 },
47b0e7ad
NC
1705 { BFD_RELOC_V850_SDA_16_16_OFFSET, R_V850_SDA_16_16_OFFSET },
1706 { BFD_RELOC_V850_SDA_15_16_OFFSET, R_V850_SDA_15_16_OFFSET },
1707 { BFD_RELOC_V850_ZDA_16_16_OFFSET, R_V850_ZDA_16_16_OFFSET },
1708 { BFD_RELOC_V850_ZDA_15_16_OFFSET, R_V850_ZDA_15_16_OFFSET },
1709 { BFD_RELOC_V850_TDA_6_8_OFFSET, R_V850_TDA_6_8_OFFSET },
1710 { BFD_RELOC_V850_TDA_7_8_OFFSET, R_V850_TDA_7_8_OFFSET },
1711 { BFD_RELOC_V850_TDA_7_7_OFFSET, R_V850_TDA_7_7_OFFSET },
1712 { BFD_RELOC_V850_TDA_16_16_OFFSET, R_V850_TDA_16_16_OFFSET },
1713 { BFD_RELOC_V850_TDA_4_5_OFFSET, R_V850_TDA_4_5_OFFSET },
1714 { BFD_RELOC_V850_TDA_4_4_OFFSET, R_V850_TDA_4_4_OFFSET },
1715 { BFD_RELOC_V850_LO16_SPLIT_OFFSET, R_V850_LO16_SPLIT_OFFSET },
1716 { BFD_RELOC_V850_SDA_16_16_SPLIT_OFFSET, R_V850_SDA_16_16_SPLIT_OFFSET },
1717 { BFD_RELOC_V850_ZDA_16_16_SPLIT_OFFSET, R_V850_ZDA_16_16_SPLIT_OFFSET },
1718 { BFD_RELOC_V850_CALLT_6_7_OFFSET, R_V850_CALLT_6_7_OFFSET },
1719 { BFD_RELOC_V850_CALLT_16_16_OFFSET, R_V850_CALLT_16_16_OFFSET },
1720 { BFD_RELOC_VTABLE_INHERIT, R_V850_GNU_VTINHERIT },
1721 { BFD_RELOC_VTABLE_ENTRY, R_V850_GNU_VTENTRY },
1722 { BFD_RELOC_V850_LONGCALL, R_V850_LONGCALL },
1723 { BFD_RELOC_V850_LONGJUMP, R_V850_LONGJUMP },
1724 { BFD_RELOC_V850_ALIGN, R_V850_ALIGN },
1cd986c5
NC
1725 { BFD_RELOC_V850_16_PCREL, R_V850_16_PCREL },
1726 { BFD_RELOC_V850_17_PCREL, R_V850_17_PCREL },
1727 { BFD_RELOC_V850_23, R_V850_23 },
1728 { BFD_RELOC_V850_32_PCREL, R_V850_32_PCREL },
1729 { BFD_RELOC_V850_32_ABS, R_V850_32_ABS },
1730 { BFD_RELOC_V850_16_SPLIT_OFFSET, R_V850_HI16 },
1731 { BFD_RELOC_V850_16_S1, R_V850_16_S1 },
1732 { BFD_RELOC_V850_LO16_S1, R_V850_LO16_S1 },
1733 { BFD_RELOC_V850_CALLT_15_16_OFFSET, R_V850_CALLT_15_16_OFFSET },
1734 { BFD_RELOC_V850_32_GOTPCREL, R_V850_32_GOTPCREL },
1735 { BFD_RELOC_V850_16_GOT, R_V850_16_GOT },
1736 { BFD_RELOC_V850_32_GOT, R_V850_32_GOT },
1737 { BFD_RELOC_V850_22_PLT_PCREL, R_V850_22_PLT },
1738 { BFD_RELOC_V850_32_PLT_PCREL, R_V850_32_PLT },
1739 { BFD_RELOC_V850_COPY, R_V850_COPY },
1740 { BFD_RELOC_V850_GLOB_DAT, R_V850_GLOB_DAT },
1741 { BFD_RELOC_V850_JMP_SLOT, R_V850_JMP_SLOT },
1742 { BFD_RELOC_V850_RELATIVE, R_V850_RELATIVE },
1743 { BFD_RELOC_V850_16_GOTOFF, R_V850_16_GOTOFF },
1744 { BFD_RELOC_V850_32_GOTOFF, R_V850_32_GOTOFF },
1745 { BFD_RELOC_V850_CODE, R_V850_CODE },
1746 { BFD_RELOC_V850_DATA, R_V850_DATA },
47b0e7ad 1747};
de863c74
NC
1748
1749#define V800_RELOC(name,sz,bit,shift,complain,pcrel,resolver) \
1750 HOWTO (name, shift, sz, bit, pcrel, 0, complain_overflow_ ## complain, \
1751 bfd_elf_ ## resolver ## _reloc, #name, FALSE, 0, ~0, FALSE)
1752
1753#define V800_EMPTY(name) EMPTY_HOWTO (name - R_V810_NONE)
1754
1755#define bfd_elf_v850_reloc v850_elf_reloc
1756
1757/* Note: It is REQUIRED that the 'type' value (R_V810_...) of each entry
1758 in this array match the index of the entry in the array minus 0x30.
1759 See: bfd_elf_v850_relocate_section(), v800_elf_reloc_type_lookup()
1760 and v800_elf_info_to_howto(). */
1761
1762static reloc_howto_type v800_elf_howto_table[] =
1763{
1764 V800_RELOC (R_V810_NONE, 0, 0, 0, dont, FALSE, generic), /* Type = 0x30 */
1765 V800_RELOC (R_V810_BYTE, 0, 8, 0, dont, FALSE, generic),
1766 V800_RELOC (R_V810_HWORD, 1, 16, 0, dont, FALSE, generic),
1767 V800_RELOC (R_V810_WORD, 2, 32, 0, dont, FALSE, generic),
1768 V800_RELOC (R_V810_WLO, 1, 16, 0, dont, FALSE, generic),
1769 V800_RELOC (R_V810_WHI, 1, 16, 0, dont, FALSE, generic),
1770 V800_RELOC (R_V810_WHI1, 1, 16, 0, dont, FALSE, generic),
1771 V800_RELOC (R_V810_GPBYTE, 0, 8, 0, dont, FALSE, v850),
1772 V800_RELOC (R_V810_GPHWORD, 1, 16, 0, dont, FALSE, v850),
1773 V800_RELOC (R_V810_GPWORD, 2, 32, 0, dont, FALSE, v850),
1774 V800_RELOC (R_V810_GPWLO, 1, 16, 0, dont, FALSE, v850),
1775 V800_RELOC (R_V810_GPWHI, 1, 16, 0, dont, FALSE, v850),
1776 V800_RELOC (R_V810_GPWHI1, 1, 16, 0, dont, FALSE, v850),
1777 V800_RELOC (R_V850_HWLO, 1, 16, 0, dont, FALSE, generic),
1778 V800_EMPTY (R_V810_reserved1),
1779 V800_RELOC (R_V850_EP7BIT, 0, 7, 0, unsigned, FALSE, v850),
1780 V800_RELOC (R_V850_EPHBYTE, 0, 8, 1, unsigned, FALSE, v850),
1781 V800_RELOC (R_V850_EPWBYTE, 0, 8, 2, unsigned, FALSE, v850),
1782 V800_RELOC (R_V850_REGHWLO, 1, 16, 0, dont, FALSE, v850),
1783 V800_EMPTY (R_V810_reserved2),
1784 V800_RELOC (R_V850_GPHWLO, 1, 16, 0, dont, FALSE, v850),
1785 V800_EMPTY (R_V810_reserved3),
1786 V800_RELOC (R_V850_PCR22, 2, 22, 0, signed, TRUE, generic),
1787 V800_RELOC (R_V850_BLO, 2, 24, 0, dont, FALSE, v850),
1788 V800_RELOC (R_V850_EP4BIT, 0, 4, 0, unsigned, FALSE, v850),
1789 V800_RELOC (R_V850_EP5BIT, 0, 5, 0, unsigned, FALSE, v850),
1790 V800_RELOC (R_V850_REGBLO, 2, 24, 0, dont, FALSE, v850),
1791 V800_RELOC (R_V850_GPBLO, 2, 24, 0, dont, FALSE, v850),
1792 V800_RELOC (R_V810_WLO_1, 1, 16, 0, dont, FALSE, v850),
1793 V800_RELOC (R_V810_GPWLO_1, 1, 16, 0, signed, FALSE, v850),
1794 V800_RELOC (R_V850_BLO_1, 2, 16, 0, signed, FALSE, v850),
1795 V800_RELOC (R_V850_HWLO_1, 1, 16, 0, signed, FALSE, v850),
1796 V800_EMPTY (R_V810_reserved4),
1797 V800_RELOC (R_V850_GPBLO_1, 2, 16, 1, signed, FALSE, v850),
1798 V800_RELOC (R_V850_GPHWLO_1, 1, 16, 1, signed, FALSE, v850),
1799 V800_EMPTY (R_V810_reserved5),
1800 V800_RELOC (R_V850_EPBLO, 2, 16, 1, signed, FALSE, v850),
1801 V800_RELOC (R_V850_EPHWLO, 1, 16, 1, signed, FALSE, v850),
1802 V800_EMPTY (R_V810_reserved6),
1803 V800_RELOC (R_V850_EPWLO_N, 1, 16, 1, signed, FALSE, v850),
1804 V800_RELOC (R_V850_PC32, 2, 32, 1, signed, TRUE, v850),
1805 V800_RELOC (R_V850_W23BIT, 2, 23, 1, signed, FALSE, v850),
1806 V800_RELOC (R_V850_GPW23BIT, 2, 23, 1, signed, FALSE, v850),
1807 V800_RELOC (R_V850_EPW23BIT, 2, 23, 1, signed, FALSE, v850),
1808 V800_RELOC (R_V850_B23BIT, 2, 23, 1, signed, FALSE, v850),
1809 V800_RELOC (R_V850_GPB23BIT, 2, 23, 1, signed, FALSE, v850),
1810 V800_RELOC (R_V850_EPB23BIT, 2, 23, 1, signed, FALSE, v850),
1811 V800_RELOC (R_V850_PC16U, 1, 16, 1, unsigned, TRUE, generic),
1812 V800_RELOC (R_V850_PC17, 2, 17, 1, signed, TRUE, generic),
1813 V800_RELOC (R_V850_DW8, 2, 8, 2, signed, FALSE, v850),
1814 V800_RELOC (R_V850_GPDW8, 2, 8, 2, signed, FALSE, v850),
1815 V800_RELOC (R_V850_EPDW8, 2, 8, 2, signed, FALSE, v850),
1816 V800_RELOC (R_V850_PC9, 1, 9, 3, signed, TRUE, v850),
1817 V800_RELOC (R_V810_REGBYTE, 0, 8, 0, dont, FALSE, v850),
1818 V800_RELOC (R_V810_REGHWORD, 1, 16, 0, dont, FALSE, v850),
1819 V800_RELOC (R_V810_REGWORD, 2, 32, 0, dont, FALSE, v850),
1820 V800_RELOC (R_V810_REGWLO, 1, 16, 0, dont, FALSE, v850),
1821 V800_RELOC (R_V810_REGWHI, 1, 16, 0, dont, FALSE, v850),
1822 V800_RELOC (R_V810_REGWHI1, 1, 16, 0, dont, FALSE, v850),
1823 V800_RELOC (R_V850_REGW23BIT, 2, 23, 1, signed, FALSE, v850),
1824 V800_RELOC (R_V850_REGB23BIT, 2, 23, 1, signed, FALSE, v850),
1825 V800_RELOC (R_V850_REGDW8, 2, 8, 2, signed, FALSE, v850),
1826 V800_RELOC (R_V810_EPBYTE, 0, 8, 0, dont, FALSE, v850),
1827 V800_RELOC (R_V810_EPHWORD, 1, 16, 0, dont, FALSE, v850),
1828 V800_RELOC (R_V810_EPWORD, 2, 32, 0, dont, FALSE, v850),
1829 V800_RELOC (R_V850_WLO23, 2, 32, 1, dont, FALSE, v850),
1830 V800_RELOC (R_V850_WORD_E, 2, 32, 1, dont, FALSE, v850),
1831 V800_RELOC (R_V850_REGWORD_E, 2, 32, 1, dont, FALSE, v850),
1832 V800_RELOC (R_V850_WORD, 2, 32, 0, dont, FALSE, v850),
1833 V800_RELOC (R_V850_GPWORD, 2, 32, 0, dont, FALSE, v850),
1834 V800_RELOC (R_V850_REGWORD, 2, 32, 0, dont, FALSE, v850),
1835 V800_RELOC (R_V850_EPWORD, 2, 32, 0, dont, FALSE, v850),
1836 V800_RELOC (R_V810_TPBYTE, 0, 8, 0, dont, FALSE, v850),
1837 V800_RELOC (R_V810_TPHWORD, 1, 16, 0, dont, FALSE, v850),
1838 V800_RELOC (R_V810_TPWORD, 2, 32, 0, dont, FALSE, v850),
1839 V800_RELOC (R_V810_TPWLO, 1, 16, 0, dont, FALSE, v850),
1840 V800_RELOC (R_V810_TPWHI, 1, 16, 0, dont, FALSE, v850),
1841 V800_RELOC (R_V810_TPWHI1, 1, 16, 0, dont, FALSE, v850),
1842 V800_RELOC (R_V850_TPHWLO, 1, 16, 1, dont, FALSE, v850),
1843 V800_RELOC (R_V850_TPBLO, 2, 24, 0, dont, FALSE, v850),
1844 V800_RELOC (R_V810_TPWLO_1, 1, 16, 0, signed, FALSE, v850),
1845 V800_RELOC (R_V850_TPBLO_1, 2, 16, 0, signed, FALSE, v850),
1846 V800_RELOC (R_V850_TPHWLO_1, 1, 16, 0, signed, FALSE, v850),
1847 V800_RELOC (R_V850_TP23BIT, 2, 23, 0, signed, FALSE, v850),
1848 V800_RELOC (R_V850_TPW23BIT, 2, 23, 0, signed, FALSE, v850),
1849 V800_RELOC (R_V850_TPDW8, 2, 8, 0, signed, FALSE, v850)
1850};
47b0e7ad
NC
1851\f
1852/* Map a bfd relocation into the appropriate howto structure. */
1853
1854static reloc_howto_type *
1855v850_elf_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,
1856 bfd_reloc_code_real_type code)
1857{
1858 unsigned int i;
1859
1860 for (i = ARRAY_SIZE (v850_elf_reloc_map); i --;)
1861 if (v850_elf_reloc_map[i].bfd_reloc_val == code)
1862 {
1863 unsigned int elf_reloc_val = v850_elf_reloc_map[i].elf_reloc_val;
1864
1865 BFD_ASSERT (v850_elf_howto_table[elf_reloc_val].type == elf_reloc_val);
1866
1867 return v850_elf_howto_table + elf_reloc_val;
1868 }
1869
1870 return NULL;
1871}
157090f7
AM
1872
1873static reloc_howto_type *
1874v850_elf_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,
1875 const char *r_name)
1876{
1877 unsigned int i;
1878
1879 for (i = 0;
1880 i < sizeof (v850_elf_howto_table) / sizeof (v850_elf_howto_table[0]);
1881 i++)
1882 if (v850_elf_howto_table[i].name != NULL
1883 && strcasecmp (v850_elf_howto_table[i].name, r_name) == 0)
1884 return &v850_elf_howto_table[i];
1885
1886 return NULL;
1887}
47b0e7ad
NC
1888\f
1889/* Set the howto pointer for an V850 ELF reloc. */
1890
1891static void
1892v850_elf_info_to_howto_rel (bfd *abfd ATTRIBUTE_UNUSED,
1893 arelent *cache_ptr,
1894 Elf_Internal_Rela *dst)
1895{
1896 unsigned int r_type;
1897
1898 r_type = ELF32_R_TYPE (dst->r_info);
5860e3f8
NC
1899 if (r_type >= (unsigned int) R_V850_max)
1900 {
1901 _bfd_error_handler (_("%A: invalid V850 reloc number: %d"), abfd, r_type);
1902 r_type = 0;
1903 }
47b0e7ad
NC
1904 cache_ptr->howto = &v850_elf_howto_table[r_type];
1905}
1906
1907/* Set the howto pointer for a V850 ELF reloc (type RELA). */
1908
1909static void
1910v850_elf_info_to_howto_rela (bfd *abfd ATTRIBUTE_UNUSED,
1911 arelent * cache_ptr,
1912 Elf_Internal_Rela *dst)
1913{
1914 unsigned int r_type;
1915
1916 r_type = ELF32_R_TYPE (dst->r_info);
cd21f5da
NC
1917 if (r_type >= (unsigned int) R_V850_max)
1918 {
1919 _bfd_error_handler (_("%A: invalid V850 reloc number: %d"), abfd, r_type);
1920 r_type = 0;
1921 }
47b0e7ad
NC
1922 cache_ptr->howto = &v850_elf_howto_table[r_type];
1923}
252b5132 1924\f
b34976b6 1925static bfd_boolean
47b0e7ad 1926v850_elf_is_local_label_name (bfd *abfd ATTRIBUTE_UNUSED, const char *name)
252b5132
RH
1927{
1928 return ( (name[0] == '.' && (name[1] == 'L' || name[1] == '.'))
1929 || (name[0] == '_' && name[1] == '.' && name[2] == 'L' && name[3] == '_'));
1930}
41702d50
NC
1931
1932static bfd_boolean
1933v850_elf_is_target_special_symbol (bfd *abfd, asymbol *sym)
1934{
1935 return v850_elf_is_local_label_name (abfd, sym->name);
1936}
252b5132 1937\f
5cec6941
NC
1938/* We overload some of the bfd_reloc error codes for own purposes. */
1939#define bfd_reloc_gp_not_found bfd_reloc_other
1940#define bfd_reloc_ep_not_found bfd_reloc_continue
1941#define bfd_reloc_ctbp_not_found (bfd_reloc_dangerous + 1)
1942
252b5132 1943/* Perform a relocation as part of a final link. */
e12dd2ea 1944
252b5132 1945static bfd_reloc_status_type
47b0e7ad
NC
1946v850_elf_final_link_relocate (reloc_howto_type *howto,
1947 bfd *input_bfd,
1948 bfd *output_bfd ATTRIBUTE_UNUSED,
1949 asection *input_section,
1950 bfd_byte *contents,
1951 bfd_vma offset,
1952 bfd_vma value,
1953 bfd_vma addend,
1954 struct bfd_link_info *info,
1955 asection *sym_sec,
1956 int is_local ATTRIBUTE_UNUSED)
252b5132 1957{
b34976b6
AM
1958 unsigned int r_type = howto->type;
1959 bfd_byte *hit_data = contents + offset;
252b5132
RH
1960
1961 /* Adjust the value according to the relocation. */
1962 switch (r_type)
1963 {
de863c74 1964 case R_V850_PC9:
252b5132
RH
1965 case R_V850_9_PCREL:
1966 value -= (input_section->output_section->vma
1967 + input_section->output_offset);
1968 value -= offset;
1969 break;
435b1e90 1970
de863c74 1971 case R_V850_PC16U:
1cd986c5
NC
1972 case R_V850_16_PCREL:
1973 value -= (input_section->output_section->vma
1974 + input_section->output_offset
1975 + offset);
1976
1977 /* If the sign extension will corrupt the value then we have overflowed. */
1978 if ((value & 0xffff0000) != 0xffff0000)
1979 return bfd_reloc_overflow;
1980
1981 break;
1982
de863c74 1983 case R_V850_PC17:
1cd986c5
NC
1984 case R_V850_17_PCREL:
1985 value -= (input_section->output_section->vma
1986 + input_section->output_offset
1987 + offset);
1988
1989 /* If the sign extension will corrupt the value then we have overflowed. */
1990 if (((value & 0xffff0000) != 0x0) && ((value & 0xffff0000) != 0xffff0000))
1991 return bfd_reloc_overflow;
1992
1993 value = SEXT17 (value);
1994 break;
1995
de863c74 1996 case R_V850_PCR22:
252b5132
RH
1997 case R_V850_22_PCREL:
1998 value -= (input_section->output_section->vma
1999 + input_section->output_offset
2000 + offset);
2001
232fb1a3 2002 /* If the sign extension will corrupt the value then we have overflowed. */
1cd986c5 2003 if (((value & 0xffe00000) != 0x0) && ((value & 0xffe00000) != 0xffe00000))
232fb1a3 2004 return bfd_reloc_overflow;
435b1e90 2005
1cd986c5
NC
2006 /* Only the bottom 22 bits of the PC are valid. */
2007 value = SEXT22 (value);
252b5132 2008 break;
435b1e90 2009
de863c74 2010 case R_V850_PC32:
1cd986c5 2011 case R_V850_32_PCREL:
e30ddb24
NC
2012 value -= (input_section->output_section->vma
2013 + input_section->output_offset
2014 + offset);
2015 break;
2016
1cd986c5
NC
2017 case R_V850_32_ABS:
2018 case R_V850_23:
252b5132
RH
2019 case R_V850_HI16_S:
2020 case R_V850_HI16:
2021 case R_V850_LO16:
1cd986c5 2022 case R_V850_LO16_S1:
1e50d24d 2023 case R_V850_LO16_SPLIT_OFFSET:
252b5132 2024 case R_V850_16:
e30ddb24 2025 case R_V850_ABS32:
252b5132 2026 case R_V850_8:
de863c74
NC
2027 case R_V810_BYTE:
2028 case R_V810_HWORD:
2029 case R_V810_WORD:
2030 case R_V810_WLO:
2031 case R_V810_WHI:
2032 case R_V810_WHI1:
2033 case R_V810_WLO_1:
2034 case R_V850_WLO23:
2035 case R_V850_BLO:
252b5132
RH
2036 break;
2037
435b1e90 2038 case R_V850_ZDA_15_16_OFFSET:
252b5132
RH
2039 case R_V850_ZDA_16_16_OFFSET:
2040 case R_V850_ZDA_16_16_SPLIT_OFFSET:
2041 if (sym_sec == NULL)
2042 return bfd_reloc_undefined;
435b1e90 2043
252b5132
RH
2044 value -= sym_sec->output_section->vma;
2045 break;
2046
2047 case R_V850_SDA_15_16_OFFSET:
2048 case R_V850_SDA_16_16_OFFSET:
2049 case R_V850_SDA_16_16_SPLIT_OFFSET:
de863c74 2050 case R_V810_GPWLO_1:
252b5132
RH
2051 {
2052 unsigned long gp;
2053 struct bfd_link_hash_entry * h;
2054
2055 if (sym_sec == NULL)
2056 return bfd_reloc_undefined;
435b1e90 2057
252b5132 2058 /* Get the value of __gp. */
b34976b6 2059 h = bfd_link_hash_lookup (info->hash, "__gp", FALSE, FALSE, TRUE);
47b0e7ad 2060 if (h == NULL
252b5132 2061 || h->type != bfd_link_hash_defined)
5cec6941 2062 return bfd_reloc_gp_not_found;
252b5132
RH
2063
2064 gp = (h->u.def.value
2065 + h->u.def.section->output_section->vma
2066 + h->u.def.section->output_offset);
2067
2068 value -= sym_sec->output_section->vma;
2069 value -= (gp - sym_sec->output_section->vma);
2070 }
2071 break;
2072
2073 case R_V850_TDA_4_4_OFFSET:
2074 case R_V850_TDA_4_5_OFFSET:
252b5132
RH
2075 case R_V850_TDA_7_7_OFFSET:
2076 case R_V850_TDA_7_8_OFFSET:
2077 case R_V850_TDA_6_8_OFFSET:
1cd986c5 2078 case R_V850_TDA_16_16_OFFSET:
252b5132
RH
2079 {
2080 unsigned long ep;
2081 struct bfd_link_hash_entry * h;
435b1e90 2082
252b5132 2083 /* Get the value of __ep. */
b34976b6 2084 h = bfd_link_hash_lookup (info->hash, "__ep", FALSE, FALSE, TRUE);
47b0e7ad 2085 if (h == NULL
252b5132 2086 || h->type != bfd_link_hash_defined)
5cec6941 2087 return bfd_reloc_ep_not_found;
252b5132
RH
2088
2089 ep = (h->u.def.value
2090 + h->u.def.section->output_section->vma
2091 + h->u.def.section->output_offset);
2092
2093 value -= ep;
2094 }
2095 break;
435b1e90 2096
252b5132
RH
2097 case R_V850_CALLT_6_7_OFFSET:
2098 {
2099 unsigned long ctbp;
2100 struct bfd_link_hash_entry * h;
435b1e90 2101
252b5132 2102 /* Get the value of __ctbp. */
b34976b6 2103 h = bfd_link_hash_lookup (info->hash, "__ctbp", FALSE, FALSE, TRUE);
47b0e7ad 2104 if (h == NULL
252b5132 2105 || h->type != bfd_link_hash_defined)
5cec6941 2106 return bfd_reloc_ctbp_not_found;
252b5132
RH
2107
2108 ctbp = (h->u.def.value
2109 + h->u.def.section->output_section->vma
2110 + h->u.def.section->output_offset);
2111 value -= ctbp;
2112 }
2113 break;
435b1e90 2114
1cd986c5 2115 case R_V850_CALLT_15_16_OFFSET:
252b5132
RH
2116 case R_V850_CALLT_16_16_OFFSET:
2117 {
2118 unsigned long ctbp;
2119 struct bfd_link_hash_entry * h;
2120
2121 if (sym_sec == NULL)
2122 return bfd_reloc_undefined;
435b1e90 2123
252b5132 2124 /* Get the value of __ctbp. */
b34976b6 2125 h = bfd_link_hash_lookup (info->hash, "__ctbp", FALSE, FALSE, TRUE);
47b0e7ad 2126 if (h == NULL
252b5132 2127 || h->type != bfd_link_hash_defined)
5cec6941 2128 return bfd_reloc_ctbp_not_found;
252b5132
RH
2129
2130 ctbp = (h->u.def.value
2131 + h->u.def.section->output_section->vma
2132 + h->u.def.section->output_offset);
2133
2134 value -= sym_sec->output_section->vma;
2135 value -= (ctbp - sym_sec->output_section->vma);
2136 }
2137 break;
435b1e90 2138
252b5132 2139 case R_V850_NONE:
de863c74 2140 case R_V810_NONE:
252b5132
RH
2141 case R_V850_GNU_VTINHERIT:
2142 case R_V850_GNU_VTENTRY:
86aba9db
NC
2143 case R_V850_LONGCALL:
2144 case R_V850_LONGJUMP:
2145 case R_V850_ALIGN:
252b5132
RH
2146 return bfd_reloc_ok;
2147
2148 default:
de863c74
NC
2149#ifdef DEBUG
2150 fprintf (stderr, "reloc number %d not recognised\n", r_type);
2151#endif
252b5132
RH
2152 return bfd_reloc_notsupported;
2153 }
2154
2155 /* Perform the relocation. */
435b1e90 2156 return v850_elf_perform_relocation (input_bfd, r_type, value + addend, hit_data);
252b5132 2157}
252b5132
RH
2158\f
2159/* Relocate an V850 ELF section. */
e12dd2ea 2160
b34976b6 2161static bfd_boolean
47b0e7ad
NC
2162v850_elf_relocate_section (bfd *output_bfd,
2163 struct bfd_link_info *info,
2164 bfd *input_bfd,
2165 asection *input_section,
2166 bfd_byte *contents,
2167 Elf_Internal_Rela *relocs,
2168 Elf_Internal_Sym *local_syms,
2169 asection **local_sections)
252b5132 2170{
b34976b6
AM
2171 Elf_Internal_Shdr *symtab_hdr;
2172 struct elf_link_hash_entry **sym_hashes;
2173 Elf_Internal_Rela *rel;
2174 Elf_Internal_Rela *relend;
252b5132
RH
2175
2176 symtab_hdr = & elf_tdata (input_bfd)->symtab_hdr;
2177 sym_hashes = elf_sym_hashes (input_bfd);
2178
252b5132
RH
2179 /* Reset the list of remembered HI16S relocs to empty. */
2180 free_hi16s = previous_hi16s;
2181 previous_hi16s = NULL;
2182 hi16s_counter = 0;
435b1e90 2183
252b5132
RH
2184 rel = relocs;
2185 relend = relocs + input_section->reloc_count;
2186 for (; rel < relend; rel++)
2187 {
de863c74 2188 unsigned int r_type;
b34976b6
AM
2189 reloc_howto_type *howto;
2190 unsigned long r_symndx;
2191 Elf_Internal_Sym *sym;
2192 asection *sec;
2193 struct elf_link_hash_entry *h;
2194 bfd_vma relocation;
2195 bfd_reloc_status_type r;
252b5132
RH
2196
2197 r_symndx = ELF32_R_SYM (rel->r_info);
2198 r_type = ELF32_R_TYPE (rel->r_info);
2199
2200 if (r_type == R_V850_GNU_VTENTRY
2201 || r_type == R_V850_GNU_VTINHERIT)
2202 continue;
2203
de863c74
NC
2204 if (bfd_get_arch (input_bfd) == bfd_arch_v850_rh850)
2205 howto = v800_elf_howto_table + (r_type - R_V810_NONE);
2206 else
2207 howto = v850_elf_howto_table + r_type;
2208
2209 BFD_ASSERT (r_type == howto->type);
2210
252b5132
RH
2211 h = NULL;
2212 sym = NULL;
2213 sec = NULL;
2214 if (r_symndx < symtab_hdr->sh_info)
2215 {
2216 sym = local_syms + r_symndx;
2217 sec = local_sections[r_symndx];
8517fae7 2218 relocation = _bfd_elf_rela_local_sym (output_bfd, sym, &sec, rel);
252b5132
RH
2219 }
2220 else
2221 {
62d887d4 2222 bfd_boolean unresolved_reloc, warned, ignored;
435b1e90 2223
47b0e7ad
NC
2224 /* Note - this check is delayed until now as it is possible and
2225 valid to have a file without any symbols but with relocs that
2226 can be processed. */
641bd093
NC
2227 if (sym_hashes == NULL)
2228 {
2229 info->callbacks->warning
2230 (info, "no hash table available",
2231 NULL, input_bfd, input_section, (bfd_vma) 0);
2232
2233 return FALSE;
2234 }
2235
b2a8e766
AM
2236 RELOC_FOR_GLOBAL_SYMBOL (info, input_bfd, input_section, rel,
2237 r_symndx, symtab_hdr, sym_hashes,
2238 h, sec, relocation,
62d887d4 2239 unresolved_reloc, warned, ignored);
252b5132
RH
2240 }
2241
dbaa2011 2242 if (sec != NULL && discarded_section (sec))
e4067dbb 2243 RELOC_AGAINST_DISCARDED_SECTION (info, input_bfd, input_section,
545fd46b 2244 rel, 1, relend, howto, 0, contents);
ab96bf03
AM
2245
2246 if (info->relocatable)
2247 continue;
2248
e12dd2ea 2249 /* FIXME: We should use the addend, but the COFF relocations don't. */
252b5132
RH
2250 r = v850_elf_final_link_relocate (howto, input_bfd, output_bfd,
2251 input_section,
2252 contents, rel->r_offset,
2253 relocation, rel->r_addend,
2254 info, sec, h == NULL);
2255
2256 if (r != bfd_reloc_ok)
2257 {
2258 const char * name;
47b0e7ad 2259 const char * msg = NULL;
252b5132
RH
2260
2261 if (h != NULL)
2262 name = h->root.root.string;
2263 else
2264 {
2265 name = (bfd_elf_string_from_elf_section
2266 (input_bfd, symtab_hdr->sh_link, sym->st_name));
2267 if (name == NULL || *name == '\0')
2268 name = bfd_section_name (input_bfd, sec);
2269 }
2270
ceaf50a2 2271 switch ((int) r)
252b5132
RH
2272 {
2273 case bfd_reloc_overflow:
2274 if (! ((*info->callbacks->reloc_overflow)
dfeffb9f
L
2275 (info, (h ? &h->root : NULL), name, howto->name,
2276 (bfd_vma) 0, input_bfd, input_section,
2277 rel->r_offset)))
b34976b6 2278 return FALSE;
252b5132
RH
2279 break;
2280
2281 case bfd_reloc_undefined:
2282 if (! ((*info->callbacks->undefined_symbol)
2283 (info, name, input_bfd, input_section,
b34976b6
AM
2284 rel->r_offset, TRUE)))
2285 return FALSE;
252b5132
RH
2286 break;
2287
2288 case bfd_reloc_outofrange:
2289 msg = _("internal error: out of range error");
2290 goto common_error;
2291
2292 case bfd_reloc_notsupported:
2293 msg = _("internal error: unsupported relocation error");
2294 goto common_error;
2295
2296 case bfd_reloc_dangerous:
2297 msg = _("internal error: dangerous relocation");
2298 goto common_error;
2299
5cec6941 2300 case bfd_reloc_gp_not_found:
252b5132
RH
2301 msg = _("could not locate special linker symbol __gp");
2302 goto common_error;
2303
5cec6941 2304 case bfd_reloc_ep_not_found:
252b5132
RH
2305 msg = _("could not locate special linker symbol __ep");
2306 goto common_error;
2307
5cec6941 2308 case bfd_reloc_ctbp_not_found:
252b5132
RH
2309 msg = _("could not locate special linker symbol __ctbp");
2310 goto common_error;
435b1e90 2311
252b5132
RH
2312 default:
2313 msg = _("internal error: unknown error");
2314 /* fall through */
2315
2316 common_error:
2317 if (!((*info->callbacks->warning)
2318 (info, msg, name, input_bfd, input_section,
2319 rel->r_offset)))
b34976b6 2320 return FALSE;
252b5132
RH
2321 break;
2322 }
2323 }
2324 }
2325
b34976b6 2326 return TRUE;
252b5132
RH
2327}
2328
252b5132 2329static asection *
47b0e7ad 2330v850_elf_gc_mark_hook (asection *sec,
07adf181 2331 struct bfd_link_info *info,
47b0e7ad
NC
2332 Elf_Internal_Rela *rel,
2333 struct elf_link_hash_entry *h,
2334 Elf_Internal_Sym *sym)
252b5132
RH
2335{
2336 if (h != NULL)
07adf181 2337 switch (ELF32_R_TYPE (rel->r_info))
252b5132
RH
2338 {
2339 case R_V850_GNU_VTINHERIT:
2340 case R_V850_GNU_VTENTRY:
07adf181
AM
2341 return NULL;
2342 }
9ad5cbcf 2343
07adf181 2344 return _bfd_elf_gc_mark_hook (sec, info, rel, h, sym);
252b5132 2345}
e12dd2ea 2346
de863c74 2347/* Set the right machine number and architecture. */
e12dd2ea 2348
b34976b6 2349static bfd_boolean
47b0e7ad 2350v850_elf_object_p (bfd *abfd)
252b5132 2351{
de863c74
NC
2352 enum bfd_architecture arch;
2353 unsigned long mach;
2354
2355 switch (elf_elfheader (abfd)->e_machine)
252b5132 2356 {
de863c74
NC
2357 case EM_V800:
2358 arch = bfd_arch_v850_rh850;
78c8d46c
NC
2359 mach = (elf_elfheader (abfd)->e_flags & EF_V800_850E3)
2360 ? bfd_mach_v850e3v5 : bfd_mach_v850e2v3;
8ad30312 2361 break;
de863c74
NC
2362
2363 case EM_CYGNUS_V850:
2364 case EM_V850:
2365 arch = bfd_arch_v850;
2366 switch (elf_elfheader (abfd)->e_flags & EF_V850_ARCH)
2367 {
2368 default:
2369 case E_V850_ARCH: mach = bfd_mach_v850; break;
2370 case E_V850E_ARCH: mach = bfd_mach_v850e; break;
2371 case E_V850E1_ARCH: mach = bfd_mach_v850e1; break;
2372 case E_V850E2_ARCH: mach = bfd_mach_v850e2; break;
2373 case E_V850E2V3_ARCH: mach = bfd_mach_v850e2v3; break;
78c8d46c 2374 case E_V850E3V5_ARCH: mach = bfd_mach_v850e3v5; break;
de863c74 2375 }
1cd986c5 2376 break;
de863c74
NC
2377
2378 default:
2379 return FALSE;
252b5132 2380 }
de863c74
NC
2381
2382 return bfd_default_set_arch_mach (abfd, arch, mach);
252b5132
RH
2383}
2384
2385/* Store the machine number in the flags field. */
e12dd2ea 2386
252b5132 2387static void
47b0e7ad
NC
2388v850_elf_final_write_processing (bfd *abfd,
2389 bfd_boolean linker ATTRIBUTE_UNUSED)
252b5132
RH
2390{
2391 unsigned long val;
2392
de863c74 2393 switch (bfd_get_arch (abfd))
252b5132 2394 {
de863c74
NC
2395 case bfd_arch_v850_rh850:
2396 val = EF_RH850_ABI;
78c8d46c
NC
2397 if (bfd_get_mach (abfd) == bfd_mach_v850e3v5)
2398 val |= EF_V800_850E3;
de863c74
NC
2399 elf_elfheader (abfd)->e_flags |= val;
2400 break;
2401
2402 case bfd_arch_v850:
2403 switch (bfd_get_mach (abfd))
2404 {
2405 default:
2406 case bfd_mach_v850: val = E_V850_ARCH; break;
2407 case bfd_mach_v850e: val = E_V850E_ARCH; break;
2408 case bfd_mach_v850e1: val = E_V850E1_ARCH; break;
2409 case bfd_mach_v850e2: val = E_V850E2_ARCH; break;
2410 case bfd_mach_v850e2v3: val = E_V850E2V3_ARCH; break;
78c8d46c 2411 case bfd_mach_v850e3v5: val = E_V850E3V5_ARCH; break;
de863c74
NC
2412 }
2413 elf_elfheader (abfd)->e_flags &=~ EF_V850_ARCH;
2414 elf_elfheader (abfd)->e_flags |= val;
2415 break;
b34976b6 2416 default:
de863c74 2417 break;
252b5132 2418 }
252b5132
RH
2419}
2420
435b1e90 2421/* Function to keep V850 specific file flags. */
e12dd2ea 2422
b34976b6 2423static bfd_boolean
47b0e7ad 2424v850_elf_set_private_flags (bfd *abfd, flagword flags)
252b5132
RH
2425{
2426 BFD_ASSERT (!elf_flags_init (abfd)
2427 || elf_elfheader (abfd)->e_flags == flags);
2428
2429 elf_elfheader (abfd)->e_flags = flags;
b34976b6
AM
2430 elf_flags_init (abfd) = TRUE;
2431 return TRUE;
252b5132
RH
2432}
2433
e12dd2ea
NC
2434/* Merge backend specific data from an object file
2435 to the output object file when linking. */
47b0e7ad 2436
b34976b6 2437static bfd_boolean
47b0e7ad 2438v850_elf_merge_private_bfd_data (bfd *ibfd, bfd *obfd)
252b5132
RH
2439{
2440 flagword out_flags;
2441 flagword in_flags;
2442
2443 if ( bfd_get_flavour (ibfd) != bfd_target_elf_flavour
2444 || bfd_get_flavour (obfd) != bfd_target_elf_flavour)
b34976b6 2445 return TRUE;
252b5132
RH
2446
2447 in_flags = elf_elfheader (ibfd)->e_flags;
2448 out_flags = elf_elfheader (obfd)->e_flags;
2449
2450 if (! elf_flags_init (obfd))
2451 {
2452 /* If the input is the default architecture then do not
2453 bother setting the flags for the output architecture,
2454 instead allow future merges to do this. If no future
2455 merges ever set these flags then they will retain their
2456 unitialised values, which surprise surprise, correspond
2457 to the default values. */
2458 if (bfd_get_arch_info (ibfd)->the_default)
b34976b6 2459 return TRUE;
435b1e90 2460
b34976b6 2461 elf_flags_init (obfd) = TRUE;
252b5132
RH
2462 elf_elfheader (obfd)->e_flags = in_flags;
2463
2464 if (bfd_get_arch (obfd) == bfd_get_arch (ibfd)
2465 && bfd_get_arch_info (obfd)->the_default)
e12dd2ea 2466 return bfd_set_arch_mach (obfd, bfd_get_arch (ibfd), bfd_get_mach (ibfd));
252b5132 2467
b34976b6 2468 return TRUE;
252b5132
RH
2469 }
2470
2471 /* Check flag compatibility. */
2472 if (in_flags == out_flags)
b34976b6 2473 return TRUE;
252b5132 2474
de863c74
NC
2475 if (bfd_get_arch (obfd) == bfd_arch_v850_rh850)
2476 {
2477 if ((in_flags & EF_V800_850E3) != (out_flags & EF_V800_850E3))
2478 {
2479 _bfd_error_handler (_("%B: Architecture mismatch with previous modules"),
2480 ibfd);
2481 elf_elfheader (obfd)->e_flags |= EF_V800_850E3;
2482 }
2483
2484 if ((in_flags & EF_RH850_DATA_ALIGN8) != (out_flags & EF_RH850_DATA_ALIGN8))
2485 {
2486 _bfd_error_handler (_("%B: Alignment mismatch with previous modules"),
2487 ibfd);
2488 elf_elfheader (obfd)->e_flags |= EF_RH850_DATA_ALIGN8;
2489 }
2490
2491 return TRUE;
2492 }
2493
252b5132
RH
2494 if ((in_flags & EF_V850_ARCH) != (out_flags & EF_V850_ARCH)
2495 && (in_flags & EF_V850_ARCH) != E_V850_ARCH)
8ad30312 2496 {
de863c74
NC
2497 /* Allow earlier architecture binaries to be linked with later binaries.
2498 Set the output binary to the later architecture, except for v850e1,
2499 which we set to v850e. */
2500 if ( (in_flags & EF_V850_ARCH) == E_V850E1_ARCH
1cd986c5
NC
2501 && (out_flags & EF_V850_ARCH) == E_V850E_ARCH)
2502 return TRUE;
8ad30312 2503
de863c74 2504 if ( (in_flags & EF_V850_ARCH) == E_V850_ARCH
1cd986c5 2505 && (out_flags & EF_V850_ARCH) == E_V850E_ARCH)
8ad30312
NC
2506 {
2507 elf_elfheader (obfd)->e_flags =
2508 ((out_flags & ~ EF_V850_ARCH) | E_V850E_ARCH);
2509 return TRUE;
2510 }
2511
de863c74 2512 if (( (in_flags & EF_V850_ARCH) == E_V850_ARCH
1cd986c5
NC
2513 || (in_flags & EF_V850_ARCH) == E_V850E_ARCH)
2514 && (out_flags & EF_V850_ARCH) == E_V850E2_ARCH)
2515 {
2516 elf_elfheader (obfd)->e_flags =
2517 ((out_flags & ~ EF_V850_ARCH) | E_V850E2_ARCH);
2518 return TRUE;
2519 }
2520
de863c74 2521 if (( (in_flags & EF_V850_ARCH) == E_V850_ARCH
1cd986c5
NC
2522 || (in_flags & EF_V850_ARCH) == E_V850E_ARCH
2523 || (in_flags & EF_V850_ARCH) == E_V850E2_ARCH)
2524 && (out_flags & EF_V850_ARCH) == E_V850E2V3_ARCH)
2525 {
2526 elf_elfheader (obfd)->e_flags =
2527 ((out_flags & ~ EF_V850_ARCH) | E_V850E2V3_ARCH);
2528 return TRUE;
2529 }
2530
78c8d46c
NC
2531 if (( (in_flags & EF_V850_ARCH) == E_V850_ARCH
2532 || (in_flags & EF_V850_ARCH) == E_V850E_ARCH
2533 || (in_flags & EF_V850_ARCH) == E_V850E2_ARCH
2534 || (in_flags & EF_V850_ARCH) == E_V850E2V3_ARCH)
2535 && (out_flags & EF_V850_ARCH) == E_V850E3V5_ARCH)
2536 {
2537 elf_elfheader (obfd)->e_flags =
2538 ((out_flags & ~ EF_V850_ARCH) | E_V850E3V5_ARCH);
2539 return TRUE;
2540 }
2541
d003868e
AM
2542 _bfd_error_handler (_("%B: Architecture mismatch with previous modules"),
2543 ibfd);
8ad30312 2544 }
252b5132 2545
b34976b6 2546 return TRUE;
252b5132 2547}
e12dd2ea
NC
2548
2549/* Display the flags field. */
252b5132 2550
b34976b6 2551static bfd_boolean
47b0e7ad 2552v850_elf_print_private_bfd_data (bfd *abfd, void * ptr)
252b5132
RH
2553{
2554 FILE * file = (FILE *) ptr;
435b1e90 2555
252b5132 2556 BFD_ASSERT (abfd != NULL && ptr != NULL);
435b1e90 2557
252b5132 2558 _bfd_elf_print_private_bfd_data (abfd, ptr);
435b1e90 2559
1cd986c5 2560 /* xgettext:c-format. */
252b5132 2561 fprintf (file, _("private flags = %lx: "), elf_elfheader (abfd)->e_flags);
435b1e90 2562
de863c74 2563 if (bfd_get_arch (abfd) == bfd_arch_v850_rh850)
252b5132 2564 {
de863c74 2565 if ((elf_elfheader (abfd)->e_flags & EF_RH850_ABI) != EF_RH850_ABI)
68ffbac6 2566 fprintf (file, _("unknown v850 architecture"));
de863c74
NC
2567 else if (elf_elfheader (abfd)->e_flags & EF_V800_850E3)
2568 fprintf (file, _("v850 E3 architecture"));
2569 else
2570 fprintf (file, _("v850 architecture"));
2571
2572 if (elf_elfheader (abfd)->e_flags & EF_RH850_DATA_ALIGN8)
2573 fprintf (file, _(", 8-byte data alignment"));
2574 }
2575 else
2576 {
2577 switch (elf_elfheader (abfd)->e_flags & EF_V850_ARCH)
2578 {
2579 default:
2580 case E_V850_ARCH: fprintf (file, _("v850 architecture")); break;
2581 case E_V850E_ARCH: fprintf (file, _("v850e architecture")); break;
2582 case E_V850E1_ARCH: fprintf (file, _("v850e1 architecture")); break;
2583 case E_V850E2_ARCH: fprintf (file, _("v850e2 architecture")); break;
2584 case E_V850E2V3_ARCH: fprintf (file, _("v850e2v3 architecture")); break;
78c8d46c 2585 case E_V850E3V5_ARCH: fprintf (file, _("v850e3v5 architecture")); break;
de863c74 2586 }
252b5132 2587 }
435b1e90 2588
252b5132 2589 fputc ('\n', file);
435b1e90 2590
b34976b6 2591 return TRUE;
252b5132
RH
2592}
2593
2594/* V850 ELF uses four common sections. One is the usual one, and the
2595 others are for (small) objects in one of the special data areas:
2596 small, tiny and zero. All the objects are kept together, and then
2597 referenced via the gp register, the ep register or the r0 register
2598 respectively, which yields smaller, faster assembler code. This
2599 approach is copied from elf32-mips.c. */
2600
2601static asection v850_elf_scom_section;
2602static asymbol v850_elf_scom_symbol;
2603static asymbol * v850_elf_scom_symbol_ptr;
2604static asection v850_elf_tcom_section;
2605static asymbol v850_elf_tcom_symbol;
2606static asymbol * v850_elf_tcom_symbol_ptr;
2607static asection v850_elf_zcom_section;
2608static asymbol v850_elf_zcom_symbol;
2609static asymbol * v850_elf_zcom_symbol_ptr;
2610
e12dd2ea
NC
2611/* Given a BFD section, try to locate the
2612 corresponding ELF section index. */
252b5132 2613
b34976b6 2614static bfd_boolean
47b0e7ad
NC
2615v850_elf_section_from_bfd_section (bfd *abfd ATTRIBUTE_UNUSED,
2616 asection *sec,
2617 int *retval)
252b5132
RH
2618{
2619 if (strcmp (bfd_get_section_name (abfd, sec), ".scommon") == 0)
2620 *retval = SHN_V850_SCOMMON;
2621 else if (strcmp (bfd_get_section_name (abfd, sec), ".tcommon") == 0)
2622 *retval = SHN_V850_TCOMMON;
2623 else if (strcmp (bfd_get_section_name (abfd, sec), ".zcommon") == 0)
2624 *retval = SHN_V850_ZCOMMON;
2625 else
b34976b6 2626 return FALSE;
435b1e90 2627
b34976b6 2628 return TRUE;
252b5132
RH
2629}
2630
2631/* Handle the special V850 section numbers that a symbol may use. */
2632
2633static void
47b0e7ad 2634v850_elf_symbol_processing (bfd *abfd, asymbol *asym)
252b5132
RH
2635{
2636 elf_symbol_type * elfsym = (elf_symbol_type *) asym;
9ad5cbcf 2637 unsigned int indx;
435b1e90 2638
9ad5cbcf 2639 indx = elfsym->internal_elf_sym.st_shndx;
252b5132
RH
2640
2641 /* If the section index is an "ordinary" index, then it may
2642 refer to a v850 specific section created by the assembler.
2643 Check the section's type and change the index it matches.
435b1e90 2644
252b5132 2645 FIXME: Should we alter the st_shndx field as well ? */
435b1e90 2646
9ad5cbcf 2647 if (indx < elf_numsections (abfd))
1cd986c5 2648 switch (elf_elfsections (abfd)[indx]->sh_type)
252b5132
RH
2649 {
2650 case SHT_V850_SCOMMON:
9ad5cbcf 2651 indx = SHN_V850_SCOMMON;
252b5132 2652 break;
435b1e90 2653
252b5132 2654 case SHT_V850_TCOMMON:
9ad5cbcf 2655 indx = SHN_V850_TCOMMON;
252b5132 2656 break;
435b1e90 2657
252b5132 2658 case SHT_V850_ZCOMMON:
9ad5cbcf 2659 indx = SHN_V850_ZCOMMON;
252b5132 2660 break;
435b1e90 2661
252b5132
RH
2662 default:
2663 break;
2664 }
435b1e90 2665
9ad5cbcf 2666 switch (indx)
252b5132
RH
2667 {
2668 case SHN_V850_SCOMMON:
2669 if (v850_elf_scom_section.name == NULL)
2670 {
2671 /* Initialize the small common section. */
2672 v850_elf_scom_section.name = ".scommon";
2673 v850_elf_scom_section.flags = SEC_IS_COMMON | SEC_ALLOC | SEC_DATA;
2674 v850_elf_scom_section.output_section = & v850_elf_scom_section;
2675 v850_elf_scom_section.symbol = & v850_elf_scom_symbol;
2676 v850_elf_scom_section.symbol_ptr_ptr = & v850_elf_scom_symbol_ptr;
2677 v850_elf_scom_symbol.name = ".scommon";
2678 v850_elf_scom_symbol.flags = BSF_SECTION_SYM;
2679 v850_elf_scom_symbol.section = & v850_elf_scom_section;
2680 v850_elf_scom_symbol_ptr = & v850_elf_scom_symbol;
2681 }
2682 asym->section = & v850_elf_scom_section;
2683 asym->value = elfsym->internal_elf_sym.st_size;
2684 break;
435b1e90 2685
252b5132
RH
2686 case SHN_V850_TCOMMON:
2687 if (v850_elf_tcom_section.name == NULL)
2688 {
2689 /* Initialize the tcommon section. */
2690 v850_elf_tcom_section.name = ".tcommon";
2691 v850_elf_tcom_section.flags = SEC_IS_COMMON;
2692 v850_elf_tcom_section.output_section = & v850_elf_tcom_section;
2693 v850_elf_tcom_section.symbol = & v850_elf_tcom_symbol;
2694 v850_elf_tcom_section.symbol_ptr_ptr = & v850_elf_tcom_symbol_ptr;
2695 v850_elf_tcom_symbol.name = ".tcommon";
2696 v850_elf_tcom_symbol.flags = BSF_SECTION_SYM;
2697 v850_elf_tcom_symbol.section = & v850_elf_tcom_section;
2698 v850_elf_tcom_symbol_ptr = & v850_elf_tcom_symbol;
2699 }
2700 asym->section = & v850_elf_tcom_section;
2701 asym->value = elfsym->internal_elf_sym.st_size;
2702 break;
2703
2704 case SHN_V850_ZCOMMON:
2705 if (v850_elf_zcom_section.name == NULL)
2706 {
2707 /* Initialize the zcommon section. */
2708 v850_elf_zcom_section.name = ".zcommon";
2709 v850_elf_zcom_section.flags = SEC_IS_COMMON;
2710 v850_elf_zcom_section.output_section = & v850_elf_zcom_section;
2711 v850_elf_zcom_section.symbol = & v850_elf_zcom_symbol;
2712 v850_elf_zcom_section.symbol_ptr_ptr = & v850_elf_zcom_symbol_ptr;
2713 v850_elf_zcom_symbol.name = ".zcommon";
2714 v850_elf_zcom_symbol.flags = BSF_SECTION_SYM;
2715 v850_elf_zcom_symbol.section = & v850_elf_zcom_section;
2716 v850_elf_zcom_symbol_ptr = & v850_elf_zcom_symbol;
2717 }
2718 asym->section = & v850_elf_zcom_section;
2719 asym->value = elfsym->internal_elf_sym.st_size;
2720 break;
2721 }
2722}
2723
2724/* Hook called by the linker routine which adds symbols from an object
2725 file. We must handle the special v850 section numbers here. */
2726
b34976b6 2727static bfd_boolean
47b0e7ad
NC
2728v850_elf_add_symbol_hook (bfd *abfd,
2729 struct bfd_link_info *info ATTRIBUTE_UNUSED,
2730 Elf_Internal_Sym *sym,
2731 const char **namep ATTRIBUTE_UNUSED,
2732 flagword *flagsp ATTRIBUTE_UNUSED,
2733 asection **secp,
2734 bfd_vma *valp)
252b5132 2735{
9ad5cbcf 2736 unsigned int indx = sym->st_shndx;
435b1e90 2737
252b5132
RH
2738 /* If the section index is an "ordinary" index, then it may
2739 refer to a v850 specific section created by the assembler.
2740 Check the section's type and change the index it matches.
435b1e90 2741
252b5132 2742 FIXME: Should we alter the st_shndx field as well ? */
435b1e90 2743
9ad5cbcf 2744 if (indx < elf_numsections (abfd))
1cd986c5 2745 switch (elf_elfsections (abfd)[indx]->sh_type)
252b5132
RH
2746 {
2747 case SHT_V850_SCOMMON:
9ad5cbcf 2748 indx = SHN_V850_SCOMMON;
252b5132 2749 break;
435b1e90 2750
252b5132 2751 case SHT_V850_TCOMMON:
9ad5cbcf 2752 indx = SHN_V850_TCOMMON;
252b5132 2753 break;
435b1e90 2754
252b5132 2755 case SHT_V850_ZCOMMON:
9ad5cbcf 2756 indx = SHN_V850_ZCOMMON;
252b5132 2757 break;
435b1e90 2758
252b5132
RH
2759 default:
2760 break;
2761 }
435b1e90 2762
9ad5cbcf 2763 switch (indx)
252b5132
RH
2764 {
2765 case SHN_V850_SCOMMON:
2766 *secp = bfd_make_section_old_way (abfd, ".scommon");
2767 (*secp)->flags |= SEC_IS_COMMON;
2768 *valp = sym->st_size;
2769 break;
435b1e90 2770
252b5132
RH
2771 case SHN_V850_TCOMMON:
2772 *secp = bfd_make_section_old_way (abfd, ".tcommon");
2773 (*secp)->flags |= SEC_IS_COMMON;
2774 *valp = sym->st_size;
2775 break;
435b1e90 2776
252b5132
RH
2777 case SHN_V850_ZCOMMON:
2778 *secp = bfd_make_section_old_way (abfd, ".zcommon");
2779 (*secp)->flags |= SEC_IS_COMMON;
2780 *valp = sym->st_size;
2781 break;
2782 }
2783
b34976b6 2784 return TRUE;
252b5132
RH
2785}
2786
6e0b88f1 2787static int
47b0e7ad
NC
2788v850_elf_link_output_symbol_hook (struct bfd_link_info *info ATTRIBUTE_UNUSED,
2789 const char *name ATTRIBUTE_UNUSED,
2790 Elf_Internal_Sym *sym,
2791 asection *input_sec,
3dd2d30b 2792 struct elf_link_hash_entry *h ATTRIBUTE_UNUSED)
252b5132
RH
2793{
2794 /* If we see a common symbol, which implies a relocatable link, then
2795 if a symbol was in a special common section in an input file, mark
2796 it as a special common in the output file. */
435b1e90 2797
252b5132
RH
2798 if (sym->st_shndx == SHN_COMMON)
2799 {
2800 if (strcmp (input_sec->name, ".scommon") == 0)
2801 sym->st_shndx = SHN_V850_SCOMMON;
2802 else if (strcmp (input_sec->name, ".tcommon") == 0)
2803 sym->st_shndx = SHN_V850_TCOMMON;
2804 else if (strcmp (input_sec->name, ".zcommon") == 0)
2805 sym->st_shndx = SHN_V850_ZCOMMON;
2806 }
2807
d4c87fc1
AM
2808 /* The price we pay for using h->other unused bits as flags in the
2809 linker is cleaning up after ourselves. */
3dd2d30b
AM
2810
2811 sym->st_other &= ~(V850_OTHER_SDA | V850_OTHER_ZDA | V850_OTHER_TDA
2812 | V850_OTHER_ERROR);
d4c87fc1 2813
6e0b88f1 2814 return 1;
252b5132
RH
2815}
2816
b34976b6 2817static bfd_boolean
6dc132d9
L
2818v850_elf_section_from_shdr (bfd *abfd,
2819 Elf_Internal_Shdr *hdr,
2820 const char *name,
2821 int shindex)
252b5132
RH
2822{
2823 /* There ought to be a place to keep ELF backend specific flags, but
2824 at the moment there isn't one. We just keep track of the
2825 sections by their name, instead. */
2826
6dc132d9 2827 if (! _bfd_elf_make_section_from_shdr (abfd, hdr, name, shindex))
b34976b6 2828 return FALSE;
252b5132
RH
2829
2830 switch (hdr->sh_type)
2831 {
2832 case SHT_V850_SCOMMON:
2833 case SHT_V850_TCOMMON:
2834 case SHT_V850_ZCOMMON:
2835 if (! bfd_set_section_flags (abfd, hdr->bfd_section,
2836 (bfd_get_section_flags (abfd,
2837 hdr->bfd_section)
2838 | SEC_IS_COMMON)))
b34976b6 2839 return FALSE;
252b5132
RH
2840 }
2841
b34976b6 2842 return TRUE;
252b5132
RH
2843}
2844
e12dd2ea
NC
2845/* Set the correct type for a V850 ELF section. We do this
2846 by the section name, which is a hack, but ought to work. */
2847
b34976b6 2848static bfd_boolean
47b0e7ad
NC
2849v850_elf_fake_sections (bfd *abfd ATTRIBUTE_UNUSED,
2850 Elf_Internal_Shdr *hdr,
2851 asection *sec)
252b5132 2852{
47b0e7ad 2853 const char * name;
252b5132
RH
2854
2855 name = bfd_get_section_name (abfd, sec);
2856
2857 if (strcmp (name, ".scommon") == 0)
47b0e7ad 2858 hdr->sh_type = SHT_V850_SCOMMON;
252b5132 2859 else if (strcmp (name, ".tcommon") == 0)
47b0e7ad 2860 hdr->sh_type = SHT_V850_TCOMMON;
252b5132
RH
2861 else if (strcmp (name, ".zcommon") == 0)
2862 hdr->sh_type = SHT_V850_ZCOMMON;
435b1e90 2863
b34976b6 2864 return TRUE;
252b5132 2865}
86aba9db
NC
2866
2867/* Delete some bytes from a section while relaxing. */
2868
b34976b6 2869static bfd_boolean
47b0e7ad
NC
2870v850_elf_relax_delete_bytes (bfd *abfd,
2871 asection *sec,
2872 bfd_vma addr,
2873 bfd_vma toaddr,
2874 int count)
86aba9db 2875{
b34976b6
AM
2876 Elf_Internal_Shdr *symtab_hdr;
2877 Elf32_External_Sym *extsyms;
2878 Elf32_External_Sym *esym;
2879 Elf32_External_Sym *esymend;
91d6fa6a 2880 int sym_index;
b34976b6
AM
2881 unsigned int sec_shndx;
2882 bfd_byte *contents;
2883 Elf_Internal_Rela *irel;
2884 Elf_Internal_Rela *irelend;
2885 struct elf_link_hash_entry *sym_hash;
2886 Elf_Internal_Shdr *shndx_hdr;
2887 Elf_External_Sym_Shndx *shndx;
86aba9db
NC
2888
2889 symtab_hdr = &elf_tdata (abfd)->symtab_hdr;
2890 extsyms = (Elf32_External_Sym *) symtab_hdr->contents;
2891
2892 sec_shndx = _bfd_elf_section_from_bfd_section (abfd, sec);
2893
2894 contents = elf_section_data (sec)->this_hdr.contents;
2895
2896 /* The deletion must stop at the next ALIGN reloc for an alignment
2897 power larger than the number of bytes we are deleting. */
2898
2899 /* Actually delete the bytes. */
2900#if (DEBUG_RELAX & 2)
2901 fprintf (stderr, "relax_delete: contents: sec: %s %p .. %p %x\n",
2902 sec->name, addr, toaddr, count );
2903#endif
2904 memmove (contents + addr, contents + addr + count,
2905 toaddr - addr - count);
2906 memset (contents + toaddr-count, 0, count);
2907
2908 /* Adjust all the relocs. */
2909 irel = elf_section_data (sec)->relocs;
2910 irelend = irel + sec->reloc_count;
2911 shndx_hdr = &elf_tdata (abfd)->symtab_shndx_hdr;
2912 shndx = (Elf_External_Sym_Shndx *) shndx_hdr->contents;
2913
2914 for (; irel < irelend; irel++)
2915 {
2916 bfd_vma raddr, paddr, symval;
2917 Elf_Internal_Sym isym;
2918
2919 /* Get the new reloc address. */
2920 raddr = irel->r_offset;
2921 if ((raddr >= (addr + count) && raddr < toaddr))
b34976b6 2922 irel->r_offset -= count;
86aba9db
NC
2923
2924 if (raddr >= addr && raddr < addr + count)
2925 {
2926 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (irel->r_info),
2927 (int) R_V850_NONE);
2928 continue;
2929 }
b34976b6 2930
86aba9db
NC
2931 if (ELF32_R_TYPE (irel->r_info) == (int) R_V850_ALIGN)
2932 continue;
2933
2934 bfd_elf32_swap_symbol_in (abfd,
2935 extsyms + ELF32_R_SYM (irel->r_info),
2936 shndx ? shndx + ELF32_R_SYM (irel->r_info) : NULL,
2937 & isym);
b34976b6 2938
86aba9db
NC
2939 if (isym.st_shndx != sec_shndx)
2940 continue;
2941
2942 /* Get the value of the symbol referred to by the reloc. */
2943 if (ELF32_R_SYM (irel->r_info) < symtab_hdr->sh_info)
2944 {
2945 symval = isym.st_value;
2946#if (DEBUG_RELAX & 2)
2947 {
2948 char * name = bfd_elf_string_from_elf_section
2949 (abfd, symtab_hdr->sh_link, isym.st_name);
2950 fprintf (stderr,
2951 "relax_delete: local: sec: %s, sym: %s (%d), value: %x + %x + %x addend %x\n",
2952 sec->name, name, isym.st_name,
2953 sec->output_section->vma, sec->output_offset,
2954 isym.st_value, irel->r_addend);
2955 }
2956#endif
2957 }
2958 else
2959 {
2960 unsigned long indx;
2961 struct elf_link_hash_entry * h;
2962
2963 /* An external symbol. */
2964 indx = ELF32_R_SYM (irel->r_info) - symtab_hdr->sh_info;
2965
2966 h = elf_sym_hashes (abfd) [indx];
2967 BFD_ASSERT (h != NULL);
2968
2969 symval = h->root.u.def.value;
2970#if (DEBUG_RELAX & 2)
2971 fprintf (stderr,
2972 "relax_delete: defined: sec: %s, name: %s, value: %x + %x + %x addend %x\n",
2973 sec->name, h->root.root.string, h->root.u.def.value,
2974 sec->output_section->vma, sec->output_offset, irel->r_addend);
2975#endif
2976 }
b34976b6 2977
86aba9db 2978 paddr = symval + irel->r_addend;
b34976b6 2979
86aba9db
NC
2980 if ( (symval >= addr + count && symval < toaddr)
2981 && (paddr < addr + count || paddr >= toaddr))
2982 irel->r_addend += count;
2983 else if ( (symval < addr + count || symval >= toaddr)
2984 && (paddr >= addr + count && paddr < toaddr))
2985 irel->r_addend -= count;
2986 }
2987
2988 /* Adjust the local symbols defined in this section. */
2989 esym = extsyms;
2990 esymend = esym + symtab_hdr->sh_info;
2991
2992 for (; esym < esymend; esym++, shndx = (shndx ? shndx + 1 : NULL))
2993 {
2994 Elf_Internal_Sym isym;
2995
2996 bfd_elf32_swap_symbol_in (abfd, esym, shndx, & isym);
2997
2998 if (isym.st_shndx == sec_shndx
2999 && isym.st_value >= addr + count
3000 && isym.st_value < toaddr)
3001 {
3002 isym.st_value -= count;
3003
3004 if (isym.st_value + isym.st_size >= toaddr)
b34976b6
AM
3005 isym.st_size += count;
3006
63a23799 3007 bfd_elf32_swap_symbol_out (abfd, & isym, esym, shndx);
86aba9db
NC
3008 }
3009 else if (isym.st_shndx == sec_shndx
3010 && isym.st_value < addr + count)
3011 {
3012 if (isym.st_value+isym.st_size >= addr + count
3013 && isym.st_value+isym.st_size < toaddr)
3014 isym.st_size -= count;
3015
3016 if (isym.st_value >= addr
3017 && isym.st_value < addr + count)
3018 isym.st_value = addr;
3019
63a23799 3020 bfd_elf32_swap_symbol_out (abfd, & isym, esym, shndx);
86aba9db
NC
3021 }
3022 }
3023
3024 /* Now adjust the global symbols defined in this section. */
3025 esym = extsyms + symtab_hdr->sh_info;
3026 esymend = extsyms + (symtab_hdr->sh_size / sizeof (Elf32_External_Sym));
3027
91d6fa6a 3028 for (sym_index = 0; esym < esymend; esym ++, sym_index ++)
86aba9db
NC
3029 {
3030 Elf_Internal_Sym isym;
3031
3032 bfd_elf32_swap_symbol_in (abfd, esym, shndx, & isym);
91d6fa6a 3033 sym_hash = elf_sym_hashes (abfd) [sym_index];
86aba9db
NC
3034
3035 if (isym.st_shndx == sec_shndx
3036 && ((sym_hash)->root.type == bfd_link_hash_defined
3037 || (sym_hash)->root.type == bfd_link_hash_defweak)
3038 && (sym_hash)->root.u.def.section == sec
3039 && (sym_hash)->root.u.def.value >= addr + count
3040 && (sym_hash)->root.u.def.value < toaddr)
3041 {
3042 if ((sym_hash)->root.u.def.value + isym.st_size >= toaddr)
3043 {
3044 isym.st_size += count;
63a23799 3045 bfd_elf32_swap_symbol_out (abfd, & isym, esym, shndx);
86aba9db
NC
3046 }
3047
3048 (sym_hash)->root.u.def.value -= count;
3049 }
3050 else if (isym.st_shndx == sec_shndx
3051 && ((sym_hash)->root.type == bfd_link_hash_defined
3052 || (sym_hash)->root.type == bfd_link_hash_defweak)
3053 && (sym_hash)->root.u.def.section == sec
3054 && (sym_hash)->root.u.def.value < addr + count)
3055 {
3056 if ((sym_hash)->root.u.def.value+isym.st_size >= addr + count
3057 && (sym_hash)->root.u.def.value+isym.st_size < toaddr)
3058 isym.st_size -= count;
3059
3060 if ((sym_hash)->root.u.def.value >= addr
3061 && (sym_hash)->root.u.def.value < addr + count)
3062 (sym_hash)->root.u.def.value = addr;
3063
63a23799 3064 bfd_elf32_swap_symbol_out (abfd, & isym, esym, shndx);
86aba9db
NC
3065 }
3066
3067 if (shndx)
3068 ++ shndx;
3069 }
3070
b34976b6 3071 return TRUE;
86aba9db
NC
3072}
3073
3074#define NOP_OPCODE (0x0000)
1cd986c5 3075#define MOVHI 0x0640 /* 4byte. */
86aba9db 3076#define MOVHI_MASK 0x07e0
1cd986c5 3077#define MOVHI_R1(insn) ((insn) & 0x1f) /* 4byte. */
86aba9db 3078#define MOVHI_R2(insn) ((insn) >> 11)
1cd986c5 3079#define MOVEA 0x0620 /* 2byte. */
86aba9db
NC
3080#define MOVEA_MASK 0x07e0
3081#define MOVEA_R1(insn) ((insn) & 0x1f)
3082#define MOVEA_R2(insn) ((insn) >> 11)
1cd986c5 3083#define JARL_4 0x00040780 /* 4byte. */
86aba9db
NC
3084#define JARL_4_MASK 0xFFFF07FF
3085#define JARL_R2(insn) (int)(((insn) & (~JARL_4_MASK)) >> 11)
1cd986c5 3086#define ADD_I 0x0240 /* 2byte. */
86aba9db 3087#define ADD_I_MASK 0x07e0
1cd986c5 3088#define ADD_I5(insn) ((((insn) & 0x001f) << 11) >> 11) /* 2byte. */
86aba9db 3089#define ADD_R2(insn) ((insn) >> 11)
1cd986c5 3090#define JMP_R 0x0060 /* 2byte. */
86aba9db
NC
3091#define JMP_R_MASK 0xFFE0
3092#define JMP_R1(insn) ((insn) & 0x1f)
3093
b34976b6 3094static bfd_boolean
47b0e7ad
NC
3095v850_elf_relax_section (bfd *abfd,
3096 asection *sec,
3097 struct bfd_link_info *link_info,
3098 bfd_boolean *again)
86aba9db 3099{
b34976b6
AM
3100 Elf_Internal_Shdr *symtab_hdr;
3101 Elf_Internal_Rela *internal_relocs;
3102 Elf_Internal_Rela *irel;
3103 Elf_Internal_Rela *irelend;
3104 Elf_Internal_Rela *irelalign = NULL;
3105 Elf_Internal_Sym *isymbuf = NULL;
3106 bfd_byte *contents = NULL;
3107 bfd_vma addr = 0;
3108 bfd_vma toaddr;
3109 int align_pad_size = 0;
3110 bfd_boolean result = TRUE;
3111
3112 *again = FALSE;
86aba9db 3113
1049f94e 3114 if (link_info->relocatable
86aba9db
NC
3115 || (sec->flags & SEC_RELOC) == 0
3116 || sec->reloc_count == 0)
b34976b6 3117 return TRUE;
86aba9db 3118
86aba9db
NC
3119 symtab_hdr = & elf_tdata (abfd)->symtab_hdr;
3120
45d6a902 3121 internal_relocs = (_bfd_elf_link_read_relocs
47b0e7ad 3122 (abfd, sec, NULL, NULL, link_info->keep_memory));
86aba9db
NC
3123 if (internal_relocs == NULL)
3124 goto error_return;
86aba9db
NC
3125
3126 irelend = internal_relocs + sec->reloc_count;
b34976b6 3127
eea6121a 3128 while (addr < sec->size)
86aba9db 3129 {
eea6121a 3130 toaddr = sec->size;
86aba9db
NC
3131
3132 for (irel = internal_relocs; irel < irelend; irel ++)
3133 if (ELF32_R_TYPE (irel->r_info) == (int) R_V850_ALIGN
3134 && irel->r_offset > addr
3135 && irel->r_offset < toaddr)
3136 toaddr = irel->r_offset;
b34976b6 3137
86aba9db
NC
3138#ifdef DEBUG_RELAX
3139 fprintf (stderr, "relax region 0x%x to 0x%x align pad %d\n",
3140 addr, toaddr, align_pad_size);
3141#endif
3142 if (irelalign)
3143 {
3144 bfd_vma alignto;
3145 bfd_vma alignmoveto;
3146
3147 alignmoveto = BFD_ALIGN (addr - align_pad_size, 1 << irelalign->r_addend);
3148 alignto = BFD_ALIGN (addr, 1 << irelalign->r_addend);
3149
3150 if (alignmoveto < alignto)
3151 {
544008aa 3152 bfd_vma i;
86aba9db
NC
3153
3154 align_pad_size = alignto - alignmoveto;
3155#ifdef DEBUG_RELAX
3156 fprintf (stderr, "relax move region 0x%x to 0x%x delete size 0x%x\n",
3157 alignmoveto, toaddr, align_pad_size);
3158#endif
3159 if (!v850_elf_relax_delete_bytes (abfd, sec, alignmoveto,
3160 toaddr, align_pad_size))
b34976b6 3161 goto error_return;
86aba9db
NC
3162
3163 for (i = BFD_ALIGN (toaddr - align_pad_size, 1);
3164 (i + 1) < toaddr; i += 2)
3165 bfd_put_16 (abfd, NOP_OPCODE, contents + i);
3166
3167 addr = alignmoveto;
3168 }
3169 else
3170 align_pad_size = 0;
3171 }
3172
3173 for (irel = internal_relocs; irel < irelend; irel++)
3174 {
b34976b6
AM
3175 bfd_vma laddr;
3176 bfd_vma addend;
3177 bfd_vma symval;
3178 int insn[5];
3179 int no_match = -1;
3180 Elf_Internal_Rela *hi_irelfn;
3181 Elf_Internal_Rela *lo_irelfn;
3182 Elf_Internal_Rela *irelcall;
3183 bfd_signed_vma foff;
de863c74 3184 unsigned int r_type;
86aba9db
NC
3185
3186 if (! (irel->r_offset >= addr && irel->r_offset < toaddr
3187 && (ELF32_R_TYPE (irel->r_info) == (int) R_V850_LONGCALL
3188 || ELF32_R_TYPE (irel->r_info) == (int) R_V850_LONGJUMP)))
3189 continue;
3190
3191#ifdef DEBUG_RELAX
3192 fprintf (stderr, "relax check r_info 0x%x r_offset 0x%x r_addend 0x%x\n",
3193 irel->r_info,
3194 irel->r_offset,
3195 irel->r_addend );
3196#endif
3197
3198 /* Get the section contents. */
3199 if (contents == NULL)
3200 {
3201 if (elf_section_data (sec)->this_hdr.contents != NULL)
3202 contents = elf_section_data (sec)->this_hdr.contents;
3203 else
3204 {
47b0e7ad 3205 if (! bfd_malloc_and_get_section (abfd, sec, &contents))
86aba9db
NC
3206 goto error_return;
3207 }
3208 }
3209
5cec6941
NC
3210 /* Read this BFD's local symbols if we haven't done so already. */
3211 if (isymbuf == NULL && symtab_hdr->sh_info != 0)
86aba9db 3212 {
5cec6941
NC
3213 isymbuf = (Elf_Internal_Sym *) symtab_hdr->contents;
3214 if (isymbuf == NULL)
3215 isymbuf = bfd_elf_get_elf_syms (abfd, symtab_hdr,
3216 symtab_hdr->sh_info, 0,
3217 NULL, NULL, NULL);
3218 if (isymbuf == NULL)
3219 goto error_return;
86aba9db
NC
3220 }
3221
3222 laddr = irel->r_offset;
3223
3224 if (ELF32_R_TYPE (irel->r_info) == (int) R_V850_LONGCALL)
3225 {
3226 /* Check code for -mlong-calls output. */
eea6121a 3227 if (laddr + 16 <= (bfd_vma) sec->size)
86aba9db
NC
3228 {
3229 insn[0] = bfd_get_16 (abfd, contents + laddr);
3230 insn[1] = bfd_get_16 (abfd, contents + laddr + 4);
3231 insn[2] = bfd_get_32 (abfd, contents + laddr + 8);
3232 insn[3] = bfd_get_16 (abfd, contents + laddr + 12);
3233 insn[4] = bfd_get_16 (abfd, contents + laddr + 14);
b34976b6 3234
86aba9db
NC
3235 if ((insn[0] & MOVHI_MASK) != MOVHI
3236 || MOVHI_R1 (insn[0]) != 0)
3237 no_match = 0;
3238
3239 if (no_match < 0
3240 && ((insn[1] & MOVEA_MASK) != MOVEA
3241 || MOVHI_R2 (insn[0]) != MOVEA_R1 (insn[1])))
3242 no_match = 1;
3243
3244 if (no_match < 0
3245 && (insn[2] & JARL_4_MASK) != JARL_4)
3246 no_match = 2;
3247
3248 if (no_match < 0
3249 && ((insn[3] & ADD_I_MASK) != ADD_I
3250 || ADD_I5 (insn[3]) != 4
3251 || JARL_R2 (insn[2]) != ADD_R2 (insn[3])))
3252 no_match = 3;
3253
3254 if (no_match < 0
3255 && ((insn[4] & JMP_R_MASK) != JMP_R
3256 || MOVEA_R2 (insn[1]) != JMP_R1 (insn[4])))
3257 no_match = 4;
3258 }
3259 else
3260 {
3261 ((*_bfd_error_handler)
3262 ("%s: 0x%lx: warning: R_V850_LONGCALL points to unrecognized insns",
3263 bfd_get_filename (abfd), (unsigned long) irel->r_offset));
3264
3265 continue;
3266 }
3267
3268 if (no_match >= 0)
3269 {
3270 ((*_bfd_error_handler)
3271 ("%s: 0x%lx: warning: R_V850_LONGCALL points to unrecognized insn 0x%x",
3272 bfd_get_filename (abfd), (unsigned long) irel->r_offset+no_match, insn[no_match]));
3273
3274 continue;
b34976b6 3275 }
86aba9db
NC
3276
3277 /* Get the reloc for the address from which the register is
3278 being loaded. This reloc will tell us which function is
3279 actually being called. */
68ffbac6 3280
86aba9db 3281 for (hi_irelfn = internal_relocs; hi_irelfn < irelend; hi_irelfn ++)
de863c74
NC
3282 {
3283 r_type = ELF32_R_TYPE (hi_irelfn->r_info);
3284
3285 if (hi_irelfn->r_offset == laddr + 2
3286 && (r_type == (int) R_V850_HI16_S || r_type == (int) R_V810_WHI1))
3287 break;
3288 }
86aba9db
NC
3289
3290 for (lo_irelfn = internal_relocs; lo_irelfn < irelend; lo_irelfn ++)
de863c74
NC
3291 {
3292 r_type = ELF32_R_TYPE (lo_irelfn->r_info);
3293
3294 if (lo_irelfn->r_offset == laddr + 6
3295 && (r_type == (int) R_V850_LO16 || r_type == (int) R_V810_WLO))
3296 break;
3297 }
86aba9db
NC
3298
3299 for (irelcall = internal_relocs; irelcall < irelend; irelcall ++)
de863c74
NC
3300 {
3301 r_type = ELF32_R_TYPE (irelcall->r_info);
3302
3303 if (irelcall->r_offset == laddr + 8
3304 && (r_type == (int) R_V850_22_PCREL || r_type == (int) R_V850_PCR22))
3305 break;
3306 }
86aba9db
NC
3307
3308 if ( hi_irelfn == irelend
3309 || lo_irelfn == irelend
3310 || irelcall == irelend)
3311 {
3312 ((*_bfd_error_handler)
3313 ("%s: 0x%lx: warning: R_V850_LONGCALL points to unrecognized reloc",
3314 bfd_get_filename (abfd), (unsigned long) irel->r_offset ));
3315
3316 continue;
3317 }
b34976b6 3318
86aba9db
NC
3319 if (ELF32_R_SYM (irelcall->r_info) < symtab_hdr->sh_info)
3320 {
5cec6941 3321 Elf_Internal_Sym * isym;
86aba9db
NC
3322
3323 /* A local symbol. */
5cec6941 3324 isym = isymbuf + ELF32_R_SYM (irelcall->r_info);
86aba9db 3325
5cec6941 3326 symval = isym->st_value;
86aba9db
NC
3327 }
3328 else
3329 {
3330 unsigned long indx;
3331 struct elf_link_hash_entry * h;
3332
3333 /* An external symbol. */
3334 indx = ELF32_R_SYM (irelcall->r_info) - symtab_hdr->sh_info;
3335 h = elf_sym_hashes (abfd)[indx];
3336 BFD_ASSERT (h != NULL);
3337
3338 if ( h->root.type != bfd_link_hash_defined
3339 && h->root.type != bfd_link_hash_defweak)
3340 /* This appears to be a reference to an undefined
3341 symbol. Just ignore it--it will be caught by the
3342 regular reloc processing. */
3343 continue;
3344
3345 symval = h->root.u.def.value;
3346 }
3347
3348 if (symval + irelcall->r_addend != irelcall->r_offset + 4)
3349 {
3350 ((*_bfd_error_handler)
3351 ("%s: 0x%lx: warning: R_V850_LONGCALL points to unrecognized reloc 0x%lx",
3352 bfd_get_filename (abfd), (unsigned long) irel->r_offset, irelcall->r_offset ));
3353
3354 continue;
3355 }
3356
3357 /* Get the value of the symbol referred to by the reloc. */
3358 if (ELF32_R_SYM (hi_irelfn->r_info) < symtab_hdr->sh_info)
3359 {
b34976b6
AM
3360 Elf_Internal_Sym *isym;
3361 asection *sym_sec;
86aba9db
NC
3362
3363 /* A local symbol. */
5cec6941 3364 isym = isymbuf + ELF32_R_SYM (hi_irelfn->r_info);
b34976b6 3365
5cec6941 3366 if (isym->st_shndx == SHN_UNDEF)
86aba9db 3367 sym_sec = bfd_und_section_ptr;
5cec6941 3368 else if (isym->st_shndx == SHN_ABS)
86aba9db 3369 sym_sec = bfd_abs_section_ptr;
5cec6941 3370 else if (isym->st_shndx == SHN_COMMON)
86aba9db
NC
3371 sym_sec = bfd_com_section_ptr;
3372 else
5cec6941
NC
3373 sym_sec = bfd_section_from_elf_index (abfd, isym->st_shndx);
3374 symval = (isym->st_value
86aba9db
NC
3375 + sym_sec->output_section->vma
3376 + sym_sec->output_offset);
3377 }
3378 else
3379 {
3380 unsigned long indx;
b34976b6 3381 struct elf_link_hash_entry *h;
86aba9db
NC
3382
3383 /* An external symbol. */
5cec6941 3384 indx = ELF32_R_SYM (hi_irelfn->r_info) - symtab_hdr->sh_info;
86aba9db
NC
3385 h = elf_sym_hashes (abfd)[indx];
3386 BFD_ASSERT (h != NULL);
3387
3388 if ( h->root.type != bfd_link_hash_defined
3389 && h->root.type != bfd_link_hash_defweak)
3390 /* This appears to be a reference to an undefined
3391 symbol. Just ignore it--it will be caught by the
3392 regular reloc processing. */
3393 continue;
3394
3395 symval = (h->root.u.def.value
3396 + h->root.u.def.section->output_section->vma
3397 + h->root.u.def.section->output_offset);
3398 }
3399
3400 addend = irel->r_addend;
3401
3402 foff = (symval + addend
3403 - (irel->r_offset
3404 + sec->output_section->vma
3405 + sec->output_offset
3406 + 4));
3407#ifdef DEBUG_RELAX
3408 fprintf (stderr, "relax longcall r_offset 0x%x ptr 0x%x symbol 0x%x addend 0x%x distance 0x%x\n",
3409 irel->r_offset,
3410 (irel->r_offset
3411 + sec->output_section->vma
3412 + sec->output_offset),
3413 symval, addend, foff);
3414#endif
3415
3416 if (foff < -0x100000 || foff >= 0x100000)
3417 /* After all that work, we can't shorten this function call. */
3418 continue;
3419
3420 /* For simplicity of coding, we are going to modify the section
3421 contents, the section relocs, and the BFD symbol table. We
3422 must tell the rest of the code not to free up this
3423 information. It would be possible to instead create a table
3424 of changes which have to be made, as is done in coff-mips.c;
3425 that would be more work, but would require less memory when
3426 the linker is run. */
3427 elf_section_data (sec)->relocs = internal_relocs;
86aba9db 3428 elf_section_data (sec)->this_hdr.contents = contents;
5cec6941 3429 symtab_hdr->contents = (bfd_byte *) isymbuf;
b34976b6 3430
86aba9db 3431 /* Replace the long call with a jarl. */
de863c74
NC
3432 if (bfd_get_arch (abfd) == bfd_arch_v850_rh850)
3433 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (hi_irelfn->r_info), R_V850_PCR22);
3434 else
3435 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (hi_irelfn->r_info), R_V850_22_PCREL);
86aba9db
NC
3436
3437 addend = 0;
3438
3439 if (ELF32_R_SYM (hi_irelfn->r_info) < symtab_hdr->sh_info)
3440 /* If this needs to be changed because of future relaxing,
3441 it will be handled here like other internal IND12W
3442 relocs. */
3443 bfd_put_32 (abfd,
3444 0x00000780 | (JARL_R2 (insn[2])<<11) | ((addend << 16) & 0xffff) | ((addend >> 16) & 0xf),
3445 contents + irel->r_offset);
3446 else
3447 /* We can't fully resolve this yet, because the external
3448 symbol value may be changed by future relaxing.
3449 We let the final link phase handle it. */
3450 bfd_put_32 (abfd, 0x00000780 | (JARL_R2 (insn[2])<<11),
3451 contents + irel->r_offset);
3452
b34976b6 3453 hi_irelfn->r_info =
86aba9db
NC
3454 ELF32_R_INFO (ELF32_R_SYM (hi_irelfn->r_info), R_V850_NONE);
3455 lo_irelfn->r_info =
3456 ELF32_R_INFO (ELF32_R_SYM (lo_irelfn->r_info), R_V850_NONE);
3457 irelcall->r_info =
3458 ELF32_R_INFO (ELF32_R_SYM (irelcall->r_info), R_V850_NONE);
3459
3460 if (! v850_elf_relax_delete_bytes (abfd, sec,
3461 irel->r_offset + 4, toaddr, 12))
3462 goto error_return;
3463
3464 align_pad_size += 12;
3465 }
3466 else if (ELF32_R_TYPE (irel->r_info) == (int) R_V850_LONGJUMP)
3467 {
3468 /* Check code for -mlong-jumps output. */
eea6121a 3469 if (laddr + 10 <= (bfd_vma) sec->size)
86aba9db
NC
3470 {
3471 insn[0] = bfd_get_16 (abfd, contents + laddr);
3472 insn[1] = bfd_get_16 (abfd, contents + laddr + 4);
3473 insn[2] = bfd_get_16 (abfd, contents + laddr + 8);
3474
3475 if ((insn[0] & MOVHI_MASK) != MOVHI
3476 || MOVHI_R1 (insn[0]) != 0)
3477 no_match = 0;
3478
3479 if (no_match < 0
3480 && ((insn[1] & MOVEA_MASK) != MOVEA
3481 || MOVHI_R2 (insn[0]) != MOVEA_R1 (insn[1])))
3482 no_match = 1;
3483
3484 if (no_match < 0
3485 && ((insn[2] & JMP_R_MASK) != JMP_R
3486 || MOVEA_R2 (insn[1]) != JMP_R1 (insn[2])))
3487 no_match = 4;
3488 }
3489 else
3490 {
3491 ((*_bfd_error_handler)
3492 ("%s: 0x%lx: warning: R_V850_LONGJUMP points to unrecognized insns",
3493 bfd_get_filename (abfd), (unsigned long) irel->r_offset));
3494
3495 continue;
3496 }
3497
3498 if (no_match >= 0)
3499 {
3500 ((*_bfd_error_handler)
3501 ("%s: 0x%lx: warning: R_V850_LONGJUMP points to unrecognized insn 0x%x",
3502 bfd_get_filename (abfd), (unsigned long) irel->r_offset+no_match, insn[no_match]));
3503
3504 continue;
3505 }
3506
3507 /* Get the reloc for the address from which the register is
3508 being loaded. This reloc will tell us which function is
3509 actually being called. */
3510 for (hi_irelfn = internal_relocs; hi_irelfn < irelend; hi_irelfn ++)
de863c74
NC
3511 {
3512 r_type = ELF32_R_TYPE (hi_irelfn->r_info);
3513
3514 if (hi_irelfn->r_offset == laddr + 2
3515 && ((r_type == (int) R_V850_HI16_S) || r_type == (int) R_V810_WHI1))
3516 break;
3517 }
86aba9db
NC
3518
3519 for (lo_irelfn = internal_relocs; lo_irelfn < irelend; lo_irelfn ++)
de863c74
NC
3520 {
3521 r_type = ELF32_R_TYPE (lo_irelfn->r_info);
3522
3523 if (lo_irelfn->r_offset == laddr + 6
3524 && (r_type == (int) R_V850_LO16 || r_type == (int) R_V810_WLO))
3525 break;
3526 }
86aba9db
NC
3527
3528 if ( hi_irelfn == irelend
3529 || lo_irelfn == irelend)
3530 {
3531 ((*_bfd_error_handler)
3532 ("%s: 0x%lx: warning: R_V850_LONGJUMP points to unrecognized reloc",
3533 bfd_get_filename (abfd), (unsigned long) irel->r_offset ));
3534
3535 continue;
3536 }
b34976b6 3537
86aba9db
NC
3538 /* Get the value of the symbol referred to by the reloc. */
3539 if (ELF32_R_SYM (hi_irelfn->r_info) < symtab_hdr->sh_info)
3540 {
5cec6941
NC
3541 Elf_Internal_Sym * isym;
3542 asection * sym_sec;
86aba9db
NC
3543
3544 /* A local symbol. */
5cec6941
NC
3545 isym = isymbuf + ELF32_R_SYM (hi_irelfn->r_info);
3546
3547 if (isym->st_shndx == SHN_UNDEF)
86aba9db 3548 sym_sec = bfd_und_section_ptr;
5cec6941 3549 else if (isym->st_shndx == SHN_ABS)
86aba9db 3550 sym_sec = bfd_abs_section_ptr;
5cec6941 3551 else if (isym->st_shndx == SHN_COMMON)
86aba9db
NC
3552 sym_sec = bfd_com_section_ptr;
3553 else
5cec6941
NC
3554 sym_sec = bfd_section_from_elf_index (abfd, isym->st_shndx);
3555 symval = (isym->st_value
86aba9db
NC
3556 + sym_sec->output_section->vma
3557 + sym_sec->output_offset);
3558#ifdef DEBUG_RELAX
3559 {
3560 char * name = bfd_elf_string_from_elf_section
5cec6941 3561 (abfd, symtab_hdr->sh_link, isym->st_name);
86aba9db
NC
3562
3563 fprintf (stderr, "relax long jump local: sec: %s, sym: %s (%d), value: %x + %x + %x addend %x\n",
5cec6941
NC
3564 sym_sec->name, name, isym->st_name,
3565 sym_sec->output_section->vma,
3566 sym_sec->output_offset,
3567 isym->st_value, irel->r_addend);
86aba9db
NC
3568 }
3569#endif
3570 }
3571 else
3572 {
3573 unsigned long indx;
3574 struct elf_link_hash_entry * h;
3575
3576 /* An external symbol. */
3577 indx = ELF32_R_SYM (irel->r_info) - symtab_hdr->sh_info;
3578 h = elf_sym_hashes (abfd)[indx];
3579 BFD_ASSERT (h != NULL);
3580
3581 if ( h->root.type != bfd_link_hash_defined
3582 && h->root.type != bfd_link_hash_defweak)
3583 /* This appears to be a reference to an undefined
3584 symbol. Just ignore it--it will be caught by the
3585 regular reloc processing. */
3586 continue;
3587
3588 symval = (h->root.u.def.value
3589 + h->root.u.def.section->output_section->vma
3590 + h->root.u.def.section->output_offset);
3591#ifdef DEBUG_RELAX
3592 fprintf (stderr,
3593 "relax longjump defined: sec: %s, name: %s, value: %x + %x + %x addend %x\n",
3594 sec->name, h->root.root.string, h->root.u.def.value,
3595 sec->output_section->vma, sec->output_offset, irel->r_addend);
3596#endif
3597 }
3598
3599 addend = irel->r_addend;
3600
3601 foff = (symval + addend
3602 - (irel->r_offset
3603 + sec->output_section->vma
3604 + sec->output_offset
3605 + 4));
3606#ifdef DEBUG_RELAX
3607 fprintf (stderr, "relax longjump r_offset 0x%x ptr 0x%x symbol 0x%x addend 0x%x distance 0x%x\n",
3608 irel->r_offset,
3609 (irel->r_offset
3610 + sec->output_section->vma
3611 + sec->output_offset),
3612 symval, addend, foff);
3613#endif
3614 if (foff < -0x100000 || foff >= 0x100000)
3615 /* After all that work, we can't shorten this function call. */
3616 continue;
3617
3618 /* For simplicity of coding, we are going to modify the section
3619 contents, the section relocs, and the BFD symbol table. We
3620 must tell the rest of the code not to free up this
3621 information. It would be possible to instead create a table
3622 of changes which have to be made, as is done in coff-mips.c;
3623 that would be more work, but would require less memory when
3624 the linker is run. */
3625 elf_section_data (sec)->relocs = internal_relocs;
86aba9db 3626 elf_section_data (sec)->this_hdr.contents = contents;
5cec6941 3627 symtab_hdr->contents = (bfd_byte *) isymbuf;
86aba9db
NC
3628
3629 if (foff < -0x100 || foff >= 0x100)
3630 {
3631 /* Replace the long jump with a jr. */
3632
de863c74
NC
3633 if (bfd_get_arch (abfd) == bfd_arch_v850_rh850)
3634 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_V850_PCR22);
3635 else
3636 irel->r_info =
3637 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_V850_22_PCREL);
b34976b6 3638
86aba9db
NC
3639 irel->r_addend = addend;
3640 addend = 0;
3641
3642 if (ELF32_R_SYM (hi_irelfn->r_info) < symtab_hdr->sh_info)
3643 /* If this needs to be changed because of future relaxing,
3644 it will be handled here like other internal IND12W
3645 relocs. */
3646 bfd_put_32 (abfd,
3647 0x00000780 | ((addend << 15) & 0xffff0000) | ((addend >> 17) & 0xf),
3648 contents + irel->r_offset);
3649 else
3650 /* We can't fully resolve this yet, because the external
3651 symbol value may be changed by future relaxing.
3652 We let the final link phase handle it. */
3653 bfd_put_32 (abfd, 0x00000780, contents + irel->r_offset);
3654
3655 hi_irelfn->r_info =
3656 ELF32_R_INFO (ELF32_R_SYM (hi_irelfn->r_info), R_V850_NONE);
3657 lo_irelfn->r_info =
3658 ELF32_R_INFO (ELF32_R_SYM (lo_irelfn->r_info), R_V850_NONE);
3659 if (!v850_elf_relax_delete_bytes (abfd, sec,
3660 irel->r_offset + 4, toaddr, 6))
3661 goto error_return;
3662
3663 align_pad_size += 6;
3664 }
3665 else
3666 {
3667 /* Replace the long jump with a br. */
3668
de863c74
NC
3669 if (bfd_get_arch (abfd) == bfd_arch_v850_rh850)
3670 irel->r_info = ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_V850_PC9);
3671 else
3672 irel->r_info =
3673 ELF32_R_INFO (ELF32_R_SYM (irel->r_info), R_V850_9_PCREL);
86aba9db
NC
3674
3675 irel->r_addend = addend;
3676 addend = 0;
3677
3678 if (ELF32_R_SYM (hi_irelfn->r_info) < symtab_hdr->sh_info)
3679 /* If this needs to be changed because of future relaxing,
3680 it will be handled here like other internal IND12W
3681 relocs. */
3682 bfd_put_16 (abfd,
3683 0x0585 | ((addend << 10) & 0xf800) | ((addend << 3) & 0x0070),
3684 contents + irel->r_offset);
3685 else
3686 /* We can't fully resolve this yet, because the external
3687 symbol value may be changed by future relaxing.
3688 We let the final link phase handle it. */
3689 bfd_put_16 (abfd, 0x0585, contents + irel->r_offset);
3690
3691 hi_irelfn->r_info =
3692 ELF32_R_INFO (ELF32_R_SYM (hi_irelfn->r_info), R_V850_NONE);
3693 lo_irelfn->r_info =
3694 ELF32_R_INFO (ELF32_R_SYM (lo_irelfn->r_info), R_V850_NONE);
3695 if (!v850_elf_relax_delete_bytes (abfd, sec,
3696 irel->r_offset + 2, toaddr, 8))
3697 goto error_return;
3698
3699 align_pad_size += 8;
3700 }
3701 }
3702 }
3703
3704 irelalign = NULL;
3705 for (irel = internal_relocs; irel < irelend; irel++)
3706 {
3707 if (ELF32_R_TYPE (irel->r_info) == (int) R_V850_ALIGN
3708 && irel->r_offset == toaddr)
3709 {
3710 irel->r_offset -= align_pad_size;
3711
3712 if (irelalign == NULL || irelalign->r_addend > irel->r_addend)
3713 irelalign = irel;
3714 }
3715 }
3716
3717 addr = toaddr;
3718 }
3719
3720 if (!irelalign)
3721 {
3722#ifdef DEBUG_RELAX
3723 fprintf (stderr, "relax pad %d shorten %d -> %d\n",
3724 align_pad_size,
eea6121a
AM
3725 sec->size,
3726 sec->size - align_pad_size);
86aba9db 3727#endif
eea6121a 3728 sec->size -= align_pad_size;
86aba9db
NC
3729 }
3730
5cec6941
NC
3731 finish:
3732 if (internal_relocs != NULL
3733 && elf_section_data (sec)->relocs != internal_relocs)
3734 free (internal_relocs);
86aba9db 3735
5cec6941
NC
3736 if (contents != NULL
3737 && elf_section_data (sec)->this_hdr.contents != (unsigned char *) contents)
3738 free (contents);
86aba9db 3739
5cec6941
NC
3740 if (isymbuf != NULL
3741 && symtab_hdr->contents != (bfd_byte *) isymbuf)
3742 free (isymbuf);
86aba9db 3743
5cec6941 3744 return result;
86aba9db 3745
5cec6941 3746 error_return:
b34976b6 3747 result = FALSE;
5cec6941 3748 goto finish;
86aba9db 3749}
2f89ff8d 3750
b35d266b 3751static const struct bfd_elf_special_section v850_elf_special_sections[] =
7f4d3958 3752{
0112cd26
NC
3753 { STRING_COMMA_LEN (".call_table_data"), 0, SHT_PROGBITS, (SHF_ALLOC + SHF_WRITE) },
3754 { STRING_COMMA_LEN (".call_table_text"), 0, SHT_PROGBITS, (SHF_ALLOC + SHF_WRITE
3755 + SHF_EXECINSTR) },
3756 { STRING_COMMA_LEN (".rosdata"), -2, SHT_PROGBITS, (SHF_ALLOC
3757 + SHF_V850_GPREL) },
3758 { STRING_COMMA_LEN (".rozdata"), -2, SHT_PROGBITS, (SHF_ALLOC
3759 + SHF_V850_R0REL) },
3760 { STRING_COMMA_LEN (".sbss"), -2, SHT_NOBITS, (SHF_ALLOC + SHF_WRITE
3761 + SHF_V850_GPREL) },
3762 { STRING_COMMA_LEN (".scommon"), -2, SHT_V850_SCOMMON, (SHF_ALLOC + SHF_WRITE
3763 + SHF_V850_GPREL) },
3764 { STRING_COMMA_LEN (".sdata"), -2, SHT_PROGBITS, (SHF_ALLOC + SHF_WRITE
3765 + SHF_V850_GPREL) },
3766 { STRING_COMMA_LEN (".tbss"), -2, SHT_NOBITS, (SHF_ALLOC + SHF_WRITE
3767 + SHF_V850_EPREL) },
3768 { STRING_COMMA_LEN (".tcommon"), -2, SHT_V850_TCOMMON, (SHF_ALLOC + SHF_WRITE
3769 + SHF_V850_R0REL) },
3770 { STRING_COMMA_LEN (".tdata"), -2, SHT_PROGBITS, (SHF_ALLOC + SHF_WRITE
3771 + SHF_V850_EPREL) },
3772 { STRING_COMMA_LEN (".zbss"), -2, SHT_NOBITS, (SHF_ALLOC + SHF_WRITE
3773 + SHF_V850_R0REL) },
3774 { STRING_COMMA_LEN (".zcommon"), -2, SHT_V850_ZCOMMON, (SHF_ALLOC + SHF_WRITE
3775 + SHF_V850_R0REL) },
3776 { STRING_COMMA_LEN (".zdata"), -2, SHT_PROGBITS, (SHF_ALLOC + SHF_WRITE
3777 + SHF_V850_R0REL) },
3778 { NULL, 0, 0, 0, 0 }
7f4d3958 3779};
252b5132 3780\f
6d00b590 3781#define TARGET_LITTLE_SYM v850_elf32_vec
252b5132
RH
3782#define TARGET_LITTLE_NAME "elf32-v850"
3783#define ELF_ARCH bfd_arch_v850
aa4f99bb
AO
3784#define ELF_MACHINE_CODE EM_V850
3785#define ELF_MACHINE_ALT1 EM_CYGNUS_V850
252b5132 3786#define ELF_MAXPAGESIZE 0x1000
435b1e90 3787
252b5132
RH
3788#define elf_info_to_howto v850_elf_info_to_howto_rela
3789#define elf_info_to_howto_rel v850_elf_info_to_howto_rel
3790
3791#define elf_backend_check_relocs v850_elf_check_relocs
3792#define elf_backend_relocate_section v850_elf_relocate_section
3793#define elf_backend_object_p v850_elf_object_p
3794#define elf_backend_final_write_processing v850_elf_final_write_processing
3795#define elf_backend_section_from_bfd_section v850_elf_section_from_bfd_section
3796#define elf_backend_symbol_processing v850_elf_symbol_processing
3797#define elf_backend_add_symbol_hook v850_elf_add_symbol_hook
3798#define elf_backend_link_output_symbol_hook v850_elf_link_output_symbol_hook
3799#define elf_backend_section_from_shdr v850_elf_section_from_shdr
3800#define elf_backend_fake_sections v850_elf_fake_sections
3801#define elf_backend_gc_mark_hook v850_elf_gc_mark_hook
29ef7005 3802#define elf_backend_special_sections v850_elf_special_sections
252b5132
RH
3803
3804#define elf_backend_can_gc_sections 1
f0fe0e16 3805#define elf_backend_rela_normal 1
252b5132 3806
252b5132 3807#define bfd_elf32_bfd_is_local_label_name v850_elf_is_local_label_name
41702d50
NC
3808#define bfd_elf32_bfd_is_target_special_symbol v850_elf_is_target_special_symbol
3809
252b5132 3810#define bfd_elf32_bfd_reloc_type_lookup v850_elf_reloc_type_lookup
de863c74 3811#define bfd_elf32_bfd_reloc_name_lookup v850_elf_reloc_name_lookup
252b5132
RH
3812#define bfd_elf32_bfd_merge_private_bfd_data v850_elf_merge_private_bfd_data
3813#define bfd_elf32_bfd_set_private_flags v850_elf_set_private_flags
3814#define bfd_elf32_bfd_print_private_bfd_data v850_elf_print_private_bfd_data
86aba9db 3815#define bfd_elf32_bfd_relax_section v850_elf_relax_section
252b5132
RH
3816
3817#define elf_symbol_leading_char '_'
3818
de863c74
NC
3819#undef elf32_bed
3820#define elf32_bed elf32_v850_bed
3821
3822#include "elf32-target.h"
3823
3824/* Map BFD reloc types to V800 ELF reloc types. */
3825
3826static const struct v850_elf_reloc_map v800_elf_reloc_map[] =
3827{
3828 { BFD_RELOC_NONE, R_V810_NONE },
3829 { BFD_RELOC_8, R_V810_BYTE },
3830 { BFD_RELOC_16, R_V810_HWORD },
3831 { BFD_RELOC_32, R_V810_WORD },
3832 { BFD_RELOC_LO16, R_V810_WLO },
3833 { BFD_RELOC_HI16, R_V810_WHI },
3834 { BFD_RELOC_HI16_S, R_V810_WHI1 },
3835 { BFD_RELOC_V850_32_PCREL, R_V850_PC32 },
3836 { BFD_RELOC_V850_22_PCREL, R_V850_PCR22 },
3837 { BFD_RELOC_V850_17_PCREL, R_V850_PC17 },
3838 { BFD_RELOC_V850_16_PCREL, R_V850_PC16U },
3839 { BFD_RELOC_V850_9_PCREL, R_V850_PC9 },
3840 { BFD_RELOC_V850_LO16_S1, R_V810_WLO_1 }, /* Or R_V850_HWLO or R_V850_HWLO_1. */
3841 { BFD_RELOC_V850_23, R_V850_WLO23 },
3842 { BFD_RELOC_V850_LO16_SPLIT_OFFSET, R_V850_BLO },
3843 { BFD_RELOC_V850_ZDA_16_16_OFFSET, R_V810_HWORD },
3844 { BFD_RELOC_V850_TDA_16_16_OFFSET, R_V810_HWORD },
3845 { BFD_RELOC_V850_SDA_16_16_OFFSET, R_V810_HWORD },
3846 { BFD_RELOC_V850_SDA_15_16_OFFSET, R_V810_GPWLO_1 }
3847};
3848
3849/* Map a bfd relocation into the appropriate howto structure. */
3850
3851static reloc_howto_type *
3852v800_elf_reloc_type_lookup (bfd * abfd, bfd_reloc_code_real_type code)
3853{
3854 unsigned int i;
3855
3856 BFD_ASSERT (bfd_get_arch (abfd) == bfd_arch_v850_rh850);
3857
3858 for (i = ARRAY_SIZE (v800_elf_reloc_map); i --;)
3859 if (v800_elf_reloc_map[i].bfd_reloc_val == code)
3860 {
3861 unsigned int elf_reloc_val = v800_elf_reloc_map[i].elf_reloc_val;
3862 unsigned int idx = elf_reloc_val - R_V810_NONE;
3863
3864 BFD_ASSERT (v800_elf_howto_table[idx].type == elf_reloc_val);
3865
3866 return v800_elf_howto_table + idx;
3867 }
3868
3869#ifdef DEBUG
3870 fprintf (stderr, "failed to find v800 equiv of bfd reloc code %d\n", code);
3871#endif
3872 return NULL;
3873}
3874
3875static reloc_howto_type *
3876v800_elf_reloc_name_lookup (bfd * abfd, const char * r_name)
3877{
3878 unsigned int i;
3879
3880 BFD_ASSERT (bfd_get_arch (abfd) == bfd_arch_v850_rh850);
3881
3882 for (i = ARRAY_SIZE (v800_elf_howto_table); i--;)
3883 if (v800_elf_howto_table[i].name != NULL
3884 && strcasecmp (v800_elf_howto_table[i].name, r_name) == 0)
3885 return v800_elf_howto_table + i;
3886
3887 return NULL;
3888}
3889
3890
3891/* Set the howto pointer in CACHE_PTR for a V800 ELF reloc. */
3892
3893static void
3894v800_elf_info_to_howto (bfd * abfd,
3895 arelent * cache_ptr,
3896 Elf_Internal_Rela * dst)
3897{
3898 unsigned int r_type = ELF32_R_TYPE (dst->r_info);
3899
3900 BFD_ASSERT (bfd_get_arch (abfd) == bfd_arch_v850_rh850);
3901
3902 BFD_ASSERT (r_type < (unsigned int) R_V800_max);
3903
3904 if (r_type == R_V800_NONE)
3905 r_type = R_V810_NONE;
3906
3907 BFD_ASSERT (r_type >= (unsigned int) R_V810_NONE);
3908 r_type -= R_V810_NONE;
3909 BFD_ASSERT (r_type < ARRAY_SIZE (v800_elf_howto_table));
3910
68ffbac6 3911 cache_ptr->howto = v800_elf_howto_table + r_type;
de863c74
NC
3912}
3913\f
3914
3915#undef TARGET_LITTLE_SYM
6d00b590 3916#define TARGET_LITTLE_SYM v800_elf32_vec
de863c74
NC
3917#undef TARGET_LITTLE_NAME
3918#define TARGET_LITTLE_NAME "elf32-v850-rh850"
3919#undef ELF_ARCH
3920#define ELF_ARCH bfd_arch_v850_rh850
3921#undef ELF_MACHINE_CODE
3922#define ELF_MACHINE_CODE EM_V800
3923#undef ELF_MACHINE_ALT1
3924
3925#undef elf32_bed
3926#define elf32_bed elf32_v850_rh850_bed
3927
3928#undef elf_info_to_howto
3929#define elf_info_to_howto v800_elf_info_to_howto
3930#undef elf_info_to_howto_rel
3931#define elf_info_to_howto_rel NULL
3932#undef bfd_elf32_bfd_reloc_type_lookup
3933#define bfd_elf32_bfd_reloc_type_lookup v800_elf_reloc_type_lookup
3934#undef bfd_elf32_bfd_reloc_name_lookup
3935#define bfd_elf32_bfd_reloc_name_lookup v800_elf_reloc_name_lookup
3936
252b5132 3937#include "elf32-target.h"
This page took 1.003674 seconds and 4 git commands to generate.