AArch64/Arm: Update testcases fixing endiannes and linux targets
[deliverable/binutils-gdb.git] / binutils / testsuite / binutils-all / arm / out-of-order-all.d
CommitLineData
796d6298
TC
1#PROG: objcopy
2#source: out-of-order.s
3#ld: -T out-of-order.T
4#objdump: -D
5#name: Check if disassembler can handle all sections in different order than header
6
7.*: +file format .*arm.*
8
9Disassembly of section \.global:
10
05805feb
TC
11.+ <\.global>:
12 ...
796d6298
TC
13
14Disassembly of section \.func2:
15
05805feb
TC
16.+ <\.func2>:
17[^:]+: e0800001 add r0, r0, r1
796d6298
TC
18
19Disassembly of section \.func1:
20
05805feb
TC
21.+ <v1>:
22[^:]+: e0800001 add r0, r0, r1
23[^:]+: 00000000 andeq r0, r0, r0
796d6298
TC
24
25Disassembly of section \.func3:
26
05805feb
TC
27.+ <\.func3>:
28[^:]+: e0800001 add r0, r0, r1
29[^:]+: e0800001 add r0, r0, r1
30[^:]+: e0800001 add r0, r0, r1
31[^:]+: e0800001 add r0, r0, r1
32[^:]+: e0800001 add r0, r0, r1
33[^:]+: 00000000 andeq r0, r0, r0
796d6298
TC
34
35Disassembly of section \.rodata:
36
05805feb
TC
37.+ <\.rodata>:
38[^:]+: 00000000 andeq r0, r0, r0
796d6298
TC
39
40Disassembly of section \.ARM\.attributes:
41
05805feb
TC
42.+ <\.ARM\.attributes>:
43[^:]+: .+
44[^:]+: .+
45[^:]+: .+
46[^:]+: .+
47[^:]+: .+
796d6298 48
This page took 0.058184 seconds and 4 git commands to generate.