Arm: Skip tests on WINCE that require mapping symbols
[deliverable/binutils-gdb.git] / binutils / testsuite / binutils-all / arm / out-of-order-all.d
CommitLineData
796d6298
TC
1#PROG: objcopy
2#source: out-of-order.s
3#ld: -T out-of-order.T
4#objdump: -D
2b2ed245 5#skip: *-*-pe *-wince-* *-*-coff
796d6298
TC
6#name: Check if disassembler can handle all sections in different order than header
7
8.*: +file format .*arm.*
9
10Disassembly of section \.global:
11
05805feb
TC
12.+ <\.global>:
13 ...
796d6298
TC
14
15Disassembly of section \.func2:
16
05805feb
TC
17.+ <\.func2>:
18[^:]+: e0800001 add r0, r0, r1
796d6298
TC
19
20Disassembly of section \.func1:
21
05805feb
TC
22.+ <v1>:
23[^:]+: e0800001 add r0, r0, r1
24[^:]+: 00000000 andeq r0, r0, r0
796d6298
TC
25
26Disassembly of section \.func3:
27
05805feb
TC
28.+ <\.func3>:
29[^:]+: e0800001 add r0, r0, r1
30[^:]+: e0800001 add r0, r0, r1
31[^:]+: e0800001 add r0, r0, r1
32[^:]+: e0800001 add r0, r0, r1
33[^:]+: e0800001 add r0, r0, r1
34[^:]+: 00000000 andeq r0, r0, r0
796d6298
TC
35
36Disassembly of section \.rodata:
37
05805feb
TC
38.+ <\.rodata>:
39[^:]+: 00000000 andeq r0, r0, r0
796d6298
TC
40
41Disassembly of section \.ARM\.attributes:
42
05805feb
TC
43.+ <\.ARM\.attributes>:
44[^:]+: .+
45[^:]+: .+
46[^:]+: .+
47[^:]+: .+
48[^:]+: .+
796d6298 49
This page took 0.04133 seconds and 4 git commands to generate.