Commit | Line | Data |
---|---|---|
669a5db4 JG |
1 | /* |
2 | * pata_sil680.c - SIL680 PATA for new ATA layer | |
3 | * (C) 2005 Red Hat Inc | |
669a5db4 JG |
4 | * |
5 | * based upon | |
6 | * | |
7 | * linux/drivers/ide/pci/siimage.c Version 1.07 Nov 30, 2003 | |
8 | * | |
9 | * Copyright (C) 2001-2002 Andre Hedrick <andre@linux-ide.org> | |
10 | * Copyright (C) 2003 Red Hat <alan@redhat.com> | |
11 | * | |
12 | * May be copied or modified under the terms of the GNU General Public License | |
13 | * | |
14 | * Documentation publically available. | |
15 | * | |
16 | * If you have strange problems with nVidia chipset systems please | |
17 | * see the SI support documentation and update your system BIOS | |
3a4fa0a2 | 18 | * if necessary |
669a5db4 JG |
19 | * |
20 | * TODO | |
21 | * If we know all our devices are LBA28 (or LBA28 sized) we could use | |
22 | * the command fifo mode. | |
23 | */ | |
24 | ||
25 | #include <linux/kernel.h> | |
26 | #include <linux/module.h> | |
27 | #include <linux/pci.h> | |
28 | #include <linux/init.h> | |
29 | #include <linux/blkdev.h> | |
30 | #include <linux/delay.h> | |
31 | #include <scsi/scsi_host.h> | |
32 | #include <linux/libata.h> | |
33 | ||
34 | #define DRV_NAME "pata_sil680" | |
871af121 | 35 | #define DRV_VERSION "0.4.9" |
669a5db4 | 36 | |
79b0bde1 JG |
37 | #define SIL680_MMIO_BAR 5 |
38 | ||
669a5db4 JG |
39 | /** |
40 | * sil680_selreg - return register base | |
41 | * @hwif: interface | |
42 | * @r: config offset | |
43 | * | |
44 | * Turn a config register offset into the right address in either | |
45 | * PCI space or MMIO space to access the control register in question | |
46 | * Thankfully this is a configuration operation so isnt performance | |
47 | * criticial. | |
48 | */ | |
49 | ||
50 | static unsigned long sil680_selreg(struct ata_port *ap, int r) | |
51 | { | |
52 | unsigned long base = 0xA0 + r; | |
53 | base += (ap->port_no << 4); | |
54 | return base; | |
55 | } | |
56 | ||
57 | /** | |
58 | * sil680_seldev - return register base | |
59 | * @hwif: interface | |
60 | * @r: config offset | |
61 | * | |
62 | * Turn a config register offset into the right address in either | |
63 | * PCI space or MMIO space to access the control register in question | |
64 | * including accounting for the unit shift. | |
65 | */ | |
66 | ||
67 | static unsigned long sil680_seldev(struct ata_port *ap, struct ata_device *adev, int r) | |
68 | { | |
69 | unsigned long base = 0xA0 + r; | |
70 | base += (ap->port_no << 4); | |
71 | base |= adev->devno ? 2 : 0; | |
72 | return base; | |
73 | } | |
74 | ||
75 | ||
76 | /** | |
77 | * sil680_cable_detect - cable detection | |
78 | * @ap: ATA port | |
79 | * | |
80 | * Perform cable detection. The SIL680 stores this in PCI config | |
81 | * space for us. | |
82 | */ | |
83 | ||
84 | static int sil680_cable_detect(struct ata_port *ap) { | |
85 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); | |
86 | unsigned long addr = sil680_selreg(ap, 0); | |
87 | u8 ata66; | |
88 | pci_read_config_byte(pdev, addr, &ata66); | |
89 | if (ata66 & 1) | |
90 | return ATA_CBL_PATA80; | |
91 | else | |
92 | return ATA_CBL_PATA40; | |
93 | } | |
94 | ||
669a5db4 JG |
95 | /** |
96 | * sil680_set_piomode - set initial PIO mode data | |
97 | * @ap: ATA interface | |
98 | * @adev: ATA device | |
99 | * | |
100 | * Program the SIL680 registers for PIO mode. Note that the task speed | |
101 | * registers are shared between the devices so we must pick the lowest | |
102 | * mode for command work. | |
103 | */ | |
104 | ||
105 | static void sil680_set_piomode(struct ata_port *ap, struct ata_device *adev) | |
106 | { | |
107 | static u16 speed_p[5] = { 0x328A, 0x2283, 0x1104, 0x10C3, 0x10C1 }; | |
5dcade90 | 108 | static u16 speed_t[5] = { 0x328A, 0x2283, 0x1281, 0x10C3, 0x10C1 }; |
669a5db4 JG |
109 | |
110 | unsigned long tfaddr = sil680_selreg(ap, 0x02); | |
111 | unsigned long addr = sil680_seldev(ap, adev, 0x04); | |
cb0e34ba | 112 | unsigned long addr_mask = 0x80 + 4 * ap->port_no; |
669a5db4 JG |
113 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); |
114 | int pio = adev->pio_mode - XFER_PIO_0; | |
115 | int lowest_pio = pio; | |
cb0e34ba | 116 | int port_shift = 4 * adev->devno; |
669a5db4 | 117 | u16 reg; |
cb0e34ba | 118 | u8 mode; |
669a5db4 JG |
119 | |
120 | struct ata_device *pair = ata_dev_pair(adev); | |
121 | ||
122 | if (pair != NULL && adev->pio_mode > pair->pio_mode) | |
123 | lowest_pio = pair->pio_mode - XFER_PIO_0; | |
124 | ||
125 | pci_write_config_word(pdev, addr, speed_p[pio]); | |
126 | pci_write_config_word(pdev, tfaddr, speed_t[lowest_pio]); | |
127 | ||
128 | pci_read_config_word(pdev, tfaddr-2, ®); | |
cb0e34ba | 129 | pci_read_config_byte(pdev, addr_mask, &mode); |
a84471fe | 130 | |
669a5db4 | 131 | reg &= ~0x0200; /* Clear IORDY */ |
cb0e34ba | 132 | mode &= ~(3 << port_shift); /* Clear IORDY and DMA bits */ |
a84471fe | 133 | |
cb0e34ba | 134 | if (ata_pio_need_iordy(adev)) { |
669a5db4 | 135 | reg |= 0x0200; /* Enable IORDY */ |
cb0e34ba A |
136 | mode |= 1 << port_shift; |
137 | } | |
669a5db4 | 138 | pci_write_config_word(pdev, tfaddr-2, reg); |
cb0e34ba | 139 | pci_write_config_byte(pdev, addr_mask, mode); |
669a5db4 JG |
140 | } |
141 | ||
142 | /** | |
143 | * sil680_set_dmamode - set initial DMA mode data | |
144 | * @ap: ATA interface | |
145 | * @adev: ATA device | |
146 | * | |
147 | * Program the MWDMA/UDMA modes for the sil680 k | |
148 | * chipset. The MWDMA mode values are pulled from a lookup table | |
149 | * while the chipset uses mode number for UDMA. | |
150 | */ | |
151 | ||
152 | static void sil680_set_dmamode(struct ata_port *ap, struct ata_device *adev) | |
153 | { | |
154 | static u8 ultra_table[2][7] = { | |
155 | { 0x0C, 0x07, 0x05, 0x04, 0x02, 0x01, 0xFF }, /* 100MHz */ | |
156 | { 0x0F, 0x0B, 0x07, 0x05, 0x03, 0x02, 0x01 }, /* 133Mhz */ | |
157 | }; | |
158 | static u16 dma_table[3] = { 0x2208, 0x10C2, 0x10C1 }; | |
159 | ||
160 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); | |
161 | unsigned long ma = sil680_seldev(ap, adev, 0x08); | |
162 | unsigned long ua = sil680_seldev(ap, adev, 0x0C); | |
163 | unsigned long addr_mask = 0x80 + 4 * ap->port_no; | |
164 | int port_shift = adev->devno * 4; | |
165 | u8 scsc, mode; | |
166 | u16 multi, ultra; | |
167 | ||
168 | pci_read_config_byte(pdev, 0x8A, &scsc); | |
169 | pci_read_config_byte(pdev, addr_mask, &mode); | |
170 | pci_read_config_word(pdev, ma, &multi); | |
171 | pci_read_config_word(pdev, ua, &ultra); | |
172 | ||
173 | /* Mask timing bits */ | |
174 | ultra &= ~0x3F; | |
175 | mode &= ~(0x03 << port_shift); | |
176 | ||
177 | /* Extract scsc */ | |
178 | scsc = (scsc & 0x30) ? 1: 0; | |
179 | ||
180 | if (adev->dma_mode >= XFER_UDMA_0) { | |
181 | multi = 0x10C1; | |
182 | ultra |= ultra_table[scsc][adev->dma_mode - XFER_UDMA_0]; | |
183 | mode |= (0x03 << port_shift); | |
184 | } else { | |
185 | multi = dma_table[adev->dma_mode - XFER_MW_DMA_0]; | |
186 | mode |= (0x02 << port_shift); | |
187 | } | |
188 | pci_write_config_byte(pdev, addr_mask, mode); | |
189 | pci_write_config_word(pdev, ma, multi); | |
190 | pci_write_config_word(pdev, ua, ultra); | |
191 | } | |
192 | ||
c4acf99b AC |
193 | /** |
194 | * sil680_sff_exec_command - issue ATA command to host controller | |
195 | * @ap: port to which command is being issued | |
196 | * @tf: ATA taskfile register set | |
197 | * | |
198 | * Issues ATA command, with proper synchronization with interrupt | |
199 | * handler / other threads. Use our MMIO space for PCI posting to avoid | |
200 | * a hideously slow cycle all the way to the device. | |
201 | * | |
202 | * LOCKING: | |
203 | * spin_lock_irqsave(host lock) | |
204 | */ | |
205 | void sil680_sff_exec_command(struct ata_port *ap, | |
206 | const struct ata_taskfile *tf) | |
207 | { | |
208 | DPRINTK("ata%u: cmd 0x%X\n", ap->print_id, tf->command); | |
209 | iowrite8(tf->command, ap->ioaddr.command_addr); | |
210 | ioread8(ap->ioaddr.bmdma_addr + ATA_DMA_CMD); | |
211 | } | |
212 | ||
669a5db4 | 213 | static struct scsi_host_template sil680_sht = { |
68d1d07b | 214 | ATA_BMDMA_SHT(DRV_NAME), |
669a5db4 JG |
215 | }; |
216 | ||
c4acf99b | 217 | |
669a5db4 | 218 | static struct ata_port_operations sil680_port_ops = { |
c4acf99b AC |
219 | .inherits = &ata_bmdma32_port_ops, |
220 | .sff_exec_command = sil680_sff_exec_command, | |
221 | .cable_detect = sil680_cable_detect, | |
222 | .set_piomode = sil680_set_piomode, | |
223 | .set_dmamode = sil680_set_dmamode, | |
669a5db4 JG |
224 | }; |
225 | ||
8550c163 A |
226 | /** |
227 | * sil680_init_chip - chip setup | |
228 | * @pdev: PCI device | |
229 | * | |
230 | * Perform all the chip setup which must be done both when the device | |
231 | * is powered up on boot and when we resume in case we resumed from RAM. | |
232 | * Returns the final clock settings. | |
233 | */ | |
f20b16ff | 234 | |
2b9e68f7 | 235 | static u8 sil680_init_chip(struct pci_dev *pdev, int *try_mmio) |
669a5db4 | 236 | { |
669a5db4 JG |
237 | u8 tmpbyte = 0; |
238 | ||
669a5db4 | 239 | /* FIXME: double check */ |
89d3b360 SS |
240 | pci_write_config_byte(pdev, PCI_CACHE_LINE_SIZE, |
241 | pdev->revision ? 1 : 255); | |
669a5db4 JG |
242 | |
243 | pci_write_config_byte(pdev, 0x80, 0x00); | |
244 | pci_write_config_byte(pdev, 0x84, 0x00); | |
245 | ||
246 | pci_read_config_byte(pdev, 0x8A, &tmpbyte); | |
247 | ||
79b0bde1 JG |
248 | dev_dbg(&pdev->dev, "sil680: BA5_EN = %d clock = %02X\n", |
249 | tmpbyte & 1, tmpbyte & 0x30); | |
669a5db4 | 250 | |
0f436eff | 251 | *try_mmio = 0; |
47d692a9 | 252 | #ifdef CONFIG_PPC |
0f436eff BH |
253 | if (machine_is(cell)) |
254 | *try_mmio = (tmpbyte & 1) || pci_resource_start(pdev, 5); | |
255 | #endif | |
2b9e68f7 | 256 | |
669a5db4 JG |
257 | switch(tmpbyte & 0x30) { |
258 | case 0x00: | |
259 | /* 133 clock attempt to force it on */ | |
260 | pci_write_config_byte(pdev, 0x8A, tmpbyte|0x10); | |
261 | break; | |
262 | case 0x30: | |
263 | /* if clocking is disabled */ | |
264 | /* 133 clock attempt to force it on */ | |
265 | pci_write_config_byte(pdev, 0x8A, tmpbyte & ~0x20); | |
266 | break; | |
267 | case 0x10: | |
268 | /* 133 already */ | |
269 | break; | |
270 | case 0x20: | |
271 | /* BIOS set PCI x2 clocking */ | |
272 | break; | |
273 | } | |
274 | ||
275 | pci_read_config_byte(pdev, 0x8A, &tmpbyte); | |
79b0bde1 JG |
276 | dev_dbg(&pdev->dev, "sil680: BA5_EN = %d clock = %02X\n", |
277 | tmpbyte & 1, tmpbyte & 0x30); | |
669a5db4 JG |
278 | |
279 | pci_write_config_byte(pdev, 0xA1, 0x72); | |
280 | pci_write_config_word(pdev, 0xA2, 0x328A); | |
281 | pci_write_config_dword(pdev, 0xA4, 0x62DD62DD); | |
282 | pci_write_config_dword(pdev, 0xA8, 0x43924392); | |
283 | pci_write_config_dword(pdev, 0xAC, 0x40094009); | |
284 | pci_write_config_byte(pdev, 0xB1, 0x72); | |
285 | pci_write_config_word(pdev, 0xB2, 0x328A); | |
286 | pci_write_config_dword(pdev, 0xB4, 0x62DD62DD); | |
287 | pci_write_config_dword(pdev, 0xB8, 0x43924392); | |
288 | pci_write_config_dword(pdev, 0xBC, 0x40094009); | |
289 | ||
290 | switch(tmpbyte & 0x30) { | |
291 | case 0x00: printk(KERN_INFO "sil680: 100MHz clock.\n");break; | |
292 | case 0x10: printk(KERN_INFO "sil680: 133MHz clock.\n");break; | |
293 | case 0x20: printk(KERN_INFO "sil680: Using PCI clock.\n");break; | |
294 | /* This last case is _NOT_ ok */ | |
295 | case 0x30: printk(KERN_ERR "sil680: Clock disabled ?\n"); | |
8550c163 A |
296 | } |
297 | return tmpbyte & 0x30; | |
298 | } | |
299 | ||
79b0bde1 JG |
300 | static int __devinit sil680_init_one(struct pci_dev *pdev, |
301 | const struct pci_device_id *id) | |
8550c163 | 302 | { |
1626aeb8 | 303 | static const struct ata_port_info info = { |
1d2808fd | 304 | .flags = ATA_FLAG_SLAVE_POSS, |
14bdef98 EIB |
305 | .pio_mask = ATA_PIO4, |
306 | .mwdma_mask = ATA_MWDMA2, | |
bf6263a8 | 307 | .udma_mask = ATA_UDMA6, |
8550c163 A |
308 | .port_ops = &sil680_port_ops |
309 | }; | |
1626aeb8 | 310 | static const struct ata_port_info info_slow = { |
1d2808fd | 311 | .flags = ATA_FLAG_SLAVE_POSS, |
14bdef98 EIB |
312 | .pio_mask = ATA_PIO4, |
313 | .mwdma_mask = ATA_MWDMA2, | |
bf6263a8 | 314 | .udma_mask = ATA_UDMA5, |
8550c163 A |
315 | .port_ops = &sil680_port_ops |
316 | }; | |
1626aeb8 | 317 | const struct ata_port_info *ppi[] = { &info, NULL }; |
8550c163 | 318 | static int printed_version; |
2b9e68f7 BH |
319 | struct ata_host *host; |
320 | void __iomem *mmio_base; | |
321 | int rc, try_mmio; | |
8550c163 A |
322 | |
323 | if (!printed_version++) | |
324 | dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n"); | |
325 | ||
f08048e9 TH |
326 | rc = pcim_enable_device(pdev); |
327 | if (rc) | |
328 | return rc; | |
329 | ||
2b9e68f7 | 330 | switch (sil680_init_chip(pdev, &try_mmio)) { |
8550c163 | 331 | case 0: |
1626aeb8 | 332 | ppi[0] = &info_slow; |
8550c163 A |
333 | break; |
334 | case 0x30: | |
335 | return -ENODEV; | |
669a5db4 | 336 | } |
2b9e68f7 BH |
337 | |
338 | if (!try_mmio) | |
339 | goto use_ioports; | |
340 | ||
341 | /* Try to acquire MMIO resources and fallback to PIO if | |
342 | * that fails | |
343 | */ | |
2b9e68f7 BH |
344 | rc = pcim_iomap_regions(pdev, 1 << SIL680_MMIO_BAR, DRV_NAME); |
345 | if (rc) | |
346 | goto use_ioports; | |
347 | ||
348 | /* Allocate host and set it up */ | |
349 | host = ata_host_alloc_pinfo(&pdev->dev, ppi, 2); | |
350 | if (!host) | |
351 | return -ENOMEM; | |
352 | host->iomap = pcim_iomap_table(pdev); | |
353 | ||
354 | /* Setup DMA masks */ | |
355 | rc = pci_set_dma_mask(pdev, ATA_DMA_MASK); | |
356 | if (rc) | |
357 | return rc; | |
358 | rc = pci_set_consistent_dma_mask(pdev, ATA_DMA_MASK); | |
359 | if (rc) | |
360 | return rc; | |
361 | pci_set_master(pdev); | |
362 | ||
363 | /* Get MMIO base and initialize port addresses */ | |
364 | mmio_base = host->iomap[SIL680_MMIO_BAR]; | |
365 | host->ports[0]->ioaddr.bmdma_addr = mmio_base + 0x00; | |
366 | host->ports[0]->ioaddr.cmd_addr = mmio_base + 0x80; | |
367 | host->ports[0]->ioaddr.ctl_addr = mmio_base + 0x8a; | |
368 | host->ports[0]->ioaddr.altstatus_addr = mmio_base + 0x8a; | |
9363c382 | 369 | ata_sff_std_ports(&host->ports[0]->ioaddr); |
2b9e68f7 BH |
370 | host->ports[1]->ioaddr.bmdma_addr = mmio_base + 0x08; |
371 | host->ports[1]->ioaddr.cmd_addr = mmio_base + 0xc0; | |
372 | host->ports[1]->ioaddr.ctl_addr = mmio_base + 0xca; | |
373 | host->ports[1]->ioaddr.altstatus_addr = mmio_base + 0xca; | |
9363c382 | 374 | ata_sff_std_ports(&host->ports[1]->ioaddr); |
2b9e68f7 BH |
375 | |
376 | /* Register & activate */ | |
9363c382 TH |
377 | return ata_host_activate(host, pdev->irq, ata_sff_interrupt, |
378 | IRQF_SHARED, &sil680_sht); | |
2b9e68f7 BH |
379 | |
380 | use_ioports: | |
16ea0fc9 | 381 | return ata_pci_sff_init_one(pdev, ppi, &sil680_sht, NULL, 0); |
669a5db4 JG |
382 | } |
383 | ||
438ac6d5 | 384 | #ifdef CONFIG_PM |
8550c163 A |
385 | static int sil680_reinit_one(struct pci_dev *pdev) |
386 | { | |
f08048e9 TH |
387 | struct ata_host *host = dev_get_drvdata(&pdev->dev); |
388 | int try_mmio, rc; | |
2b9e68f7 | 389 | |
f08048e9 TH |
390 | rc = ata_pci_device_do_resume(pdev); |
391 | if (rc) | |
392 | return rc; | |
2b9e68f7 | 393 | sil680_init_chip(pdev, &try_mmio); |
f08048e9 TH |
394 | ata_host_resume(host); |
395 | return 0; | |
8550c163 | 396 | } |
438ac6d5 | 397 | #endif |
8550c163 | 398 | |
669a5db4 | 399 | static const struct pci_device_id sil680[] = { |
2d2744fc JG |
400 | { PCI_VDEVICE(CMD, PCI_DEVICE_ID_SII_680), }, |
401 | ||
402 | { }, | |
669a5db4 JG |
403 | }; |
404 | ||
405 | static struct pci_driver sil680_pci_driver = { | |
2d2744fc | 406 | .name = DRV_NAME, |
669a5db4 JG |
407 | .id_table = sil680, |
408 | .probe = sil680_init_one, | |
8550c163 | 409 | .remove = ata_pci_remove_one, |
438ac6d5 | 410 | #ifdef CONFIG_PM |
8550c163 A |
411 | .suspend = ata_pci_device_suspend, |
412 | .resume = sil680_reinit_one, | |
438ac6d5 | 413 | #endif |
669a5db4 JG |
414 | }; |
415 | ||
416 | static int __init sil680_init(void) | |
417 | { | |
418 | return pci_register_driver(&sil680_pci_driver); | |
419 | } | |
420 | ||
669a5db4 JG |
421 | static void __exit sil680_exit(void) |
422 | { | |
423 | pci_unregister_driver(&sil680_pci_driver); | |
424 | } | |
425 | ||
669a5db4 JG |
426 | MODULE_AUTHOR("Alan Cox"); |
427 | MODULE_DESCRIPTION("low-level driver for SI680 PATA"); | |
428 | MODULE_LICENSE("GPL"); | |
429 | MODULE_DEVICE_TABLE(pci, sil680); | |
430 | MODULE_VERSION(DRV_VERSION); | |
431 | ||
432 | module_init(sil680_init); | |
433 | module_exit(sil680_exit); |