Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * sata_promise.c - Promise SATA | |
3 | * | |
4 | * Maintained by: Jeff Garzik <jgarzik@pobox.com> | |
5 | * Please ALWAYS copy linux-ide@vger.kernel.org | |
6 | * on emails. | |
7 | * | |
8 | * Copyright 2003-2004 Red Hat, Inc. | |
9 | * | |
1da177e4 | 10 | * |
af36d7f0 JG |
11 | * This program is free software; you can redistribute it and/or modify |
12 | * it under the terms of the GNU General Public License as published by | |
13 | * the Free Software Foundation; either version 2, or (at your option) | |
14 | * any later version. | |
15 | * | |
16 | * This program is distributed in the hope that it will be useful, | |
17 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
18 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
19 | * GNU General Public License for more details. | |
20 | * | |
21 | * You should have received a copy of the GNU General Public License | |
22 | * along with this program; see the file COPYING. If not, write to | |
23 | * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA. | |
24 | * | |
25 | * | |
26 | * libata documentation is available via 'make {ps|pdf}docs', | |
27 | * as Documentation/DocBook/libata.* | |
28 | * | |
29 | * Hardware information only available under NDA. | |
1da177e4 LT |
30 | * |
31 | */ | |
32 | ||
33 | #include <linux/kernel.h> | |
34 | #include <linux/module.h> | |
35 | #include <linux/pci.h> | |
36 | #include <linux/init.h> | |
37 | #include <linux/blkdev.h> | |
38 | #include <linux/delay.h> | |
39 | #include <linux/interrupt.h> | |
40 | #include <linux/sched.h> | |
a9524a76 | 41 | #include <linux/device.h> |
1da177e4 | 42 | #include <scsi/scsi_host.h> |
193515d5 | 43 | #include <scsi/scsi_cmnd.h> |
1da177e4 LT |
44 | #include <linux/libata.h> |
45 | #include <asm/io.h> | |
46 | #include "sata_promise.h" | |
47 | ||
48 | #define DRV_NAME "sata_promise" | |
6340f019 | 49 | #define DRV_VERSION "1.04" |
1da177e4 LT |
50 | |
51 | ||
52 | enum { | |
53 | PDC_PKT_SUBMIT = 0x40, /* Command packet pointer addr */ | |
54 | PDC_INT_SEQMASK = 0x40, /* Mask of asserted SEQ INTs */ | |
55 | PDC_TBG_MODE = 0x41, /* TBG mode */ | |
56 | PDC_FLASH_CTL = 0x44, /* Flash control register */ | |
57 | PDC_PCI_CTL = 0x48, /* PCI control and status register */ | |
58 | PDC_GLOBAL_CTL = 0x48, /* Global control/status (per port) */ | |
59 | PDC_CTLSTAT = 0x60, /* IDE control and status (per port) */ | |
60 | PDC_SATA_PLUG_CSR = 0x6C, /* SATA Plug control/status reg */ | |
6340f019 | 61 | PDC2_SATA_PLUG_CSR = 0x60, /* SATAII Plug control/status reg */ |
1da177e4 LT |
62 | PDC_SLEW_CTL = 0x470, /* slew rate control reg */ |
63 | ||
64 | PDC_ERR_MASK = (1<<19) | (1<<20) | (1<<21) | (1<<22) | | |
65 | (1<<8) | (1<<9) | (1<<10), | |
66 | ||
67 | board_2037x = 0, /* FastTrak S150 TX2plus */ | |
68 | board_20319 = 1, /* FastTrak S150 TX4 */ | |
f497ba73 | 69 | board_20619 = 2, /* FastTrak TX4000 */ |
5a46fe89 | 70 | board_20771 = 3, /* FastTrak TX2300 */ |
6340f019 LK |
71 | board_2057x = 4, /* SATAII150 Tx2plus */ |
72 | board_40518 = 5, /* SATAII150 Tx4 */ | |
1da177e4 | 73 | |
6340f019 | 74 | PDC_HAS_PATA = (1 << 1), /* PDC20375/20575 has PATA */ |
1da177e4 LT |
75 | |
76 | PDC_RESET = (1 << 11), /* HDMA reset */ | |
50630195 JG |
77 | |
78 | PDC_COMMON_FLAGS = ATA_FLAG_NO_LEGACY | ATA_FLAG_SRST | | |
3d0a59c0 JG |
79 | ATA_FLAG_MMIO | ATA_FLAG_NO_ATAPI | |
80 | ATA_FLAG_PIO_POLLING, | |
1da177e4 LT |
81 | }; |
82 | ||
83 | ||
84 | struct pdc_port_priv { | |
85 | u8 *pkt; | |
86 | dma_addr_t pkt_dma; | |
87 | }; | |
88 | ||
6340f019 LK |
89 | struct pdc_host_priv { |
90 | int hotplug_offset; | |
91 | }; | |
92 | ||
1da177e4 LT |
93 | static u32 pdc_sata_scr_read (struct ata_port *ap, unsigned int sc_reg); |
94 | static void pdc_sata_scr_write (struct ata_port *ap, unsigned int sc_reg, u32 val); | |
95 | static int pdc_ata_init_one (struct pci_dev *pdev, const struct pci_device_id *ent); | |
7d12e780 | 96 | static irqreturn_t pdc_interrupt (int irq, void *dev_instance); |
1da177e4 LT |
97 | static void pdc_eng_timeout(struct ata_port *ap); |
98 | static int pdc_port_start(struct ata_port *ap); | |
99 | static void pdc_port_stop(struct ata_port *ap); | |
2cba582a JG |
100 | static void pdc_pata_phy_reset(struct ata_port *ap); |
101 | static void pdc_sata_phy_reset(struct ata_port *ap); | |
1da177e4 | 102 | static void pdc_qc_prep(struct ata_queued_cmd *qc); |
057ace5e JG |
103 | static void pdc_tf_load_mmio(struct ata_port *ap, const struct ata_taskfile *tf); |
104 | static void pdc_exec_command_mmio(struct ata_port *ap, const struct ata_taskfile *tf); | |
1da177e4 | 105 | static void pdc_irq_clear(struct ata_port *ap); |
9a3d9eb0 | 106 | static unsigned int pdc_qc_issue_prot(struct ata_queued_cmd *qc); |
cca3974e | 107 | static void pdc_host_stop(struct ata_host *host); |
1da177e4 | 108 | |
374b1873 | 109 | |
193515d5 | 110 | static struct scsi_host_template pdc_ata_sht = { |
1da177e4 LT |
111 | .module = THIS_MODULE, |
112 | .name = DRV_NAME, | |
113 | .ioctl = ata_scsi_ioctl, | |
114 | .queuecommand = ata_scsi_queuecmd, | |
1da177e4 LT |
115 | .can_queue = ATA_DEF_QUEUE, |
116 | .this_id = ATA_SHT_THIS_ID, | |
117 | .sg_tablesize = LIBATA_MAX_PRD, | |
1da177e4 LT |
118 | .cmd_per_lun = ATA_SHT_CMD_PER_LUN, |
119 | .emulated = ATA_SHT_EMULATED, | |
120 | .use_clustering = ATA_SHT_USE_CLUSTERING, | |
121 | .proc_name = DRV_NAME, | |
122 | .dma_boundary = ATA_DMA_BOUNDARY, | |
123 | .slave_configure = ata_scsi_slave_config, | |
ccf68c34 | 124 | .slave_destroy = ata_scsi_slave_destroy, |
1da177e4 | 125 | .bios_param = ata_std_bios_param, |
1da177e4 LT |
126 | }; |
127 | ||
057ace5e | 128 | static const struct ata_port_operations pdc_sata_ops = { |
1da177e4 LT |
129 | .port_disable = ata_port_disable, |
130 | .tf_load = pdc_tf_load_mmio, | |
131 | .tf_read = ata_tf_read, | |
132 | .check_status = ata_check_status, | |
133 | .exec_command = pdc_exec_command_mmio, | |
134 | .dev_select = ata_std_dev_select, | |
2cba582a JG |
135 | |
136 | .phy_reset = pdc_sata_phy_reset, | |
137 | ||
1da177e4 LT |
138 | .qc_prep = pdc_qc_prep, |
139 | .qc_issue = pdc_qc_issue_prot, | |
140 | .eng_timeout = pdc_eng_timeout, | |
a6b2c5d4 | 141 | .data_xfer = ata_mmio_data_xfer, |
1da177e4 LT |
142 | .irq_handler = pdc_interrupt, |
143 | .irq_clear = pdc_irq_clear, | |
2cba582a | 144 | |
1da177e4 LT |
145 | .scr_read = pdc_sata_scr_read, |
146 | .scr_write = pdc_sata_scr_write, | |
147 | .port_start = pdc_port_start, | |
148 | .port_stop = pdc_port_stop, | |
6340f019 | 149 | .host_stop = pdc_host_stop, |
1da177e4 LT |
150 | }; |
151 | ||
057ace5e | 152 | static const struct ata_port_operations pdc_pata_ops = { |
2cba582a JG |
153 | .port_disable = ata_port_disable, |
154 | .tf_load = pdc_tf_load_mmio, | |
155 | .tf_read = ata_tf_read, | |
156 | .check_status = ata_check_status, | |
157 | .exec_command = pdc_exec_command_mmio, | |
158 | .dev_select = ata_std_dev_select, | |
159 | ||
160 | .phy_reset = pdc_pata_phy_reset, | |
161 | ||
162 | .qc_prep = pdc_qc_prep, | |
163 | .qc_issue = pdc_qc_issue_prot, | |
a6b2c5d4 | 164 | .data_xfer = ata_mmio_data_xfer, |
2cba582a JG |
165 | .eng_timeout = pdc_eng_timeout, |
166 | .irq_handler = pdc_interrupt, | |
167 | .irq_clear = pdc_irq_clear, | |
168 | ||
169 | .port_start = pdc_port_start, | |
170 | .port_stop = pdc_port_stop, | |
6340f019 | 171 | .host_stop = pdc_host_stop, |
2cba582a JG |
172 | }; |
173 | ||
98ac62de | 174 | static const struct ata_port_info pdc_port_info[] = { |
1da177e4 LT |
175 | /* board_2037x */ |
176 | { | |
177 | .sht = &pdc_ata_sht, | |
cca3974e | 178 | .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA, |
1da177e4 LT |
179 | .pio_mask = 0x1f, /* pio0-4 */ |
180 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
181 | .udma_mask = 0x7f, /* udma0-6 ; FIXME */ | |
2cba582a | 182 | .port_ops = &pdc_sata_ops, |
1da177e4 LT |
183 | }, |
184 | ||
185 | /* board_20319 */ | |
186 | { | |
187 | .sht = &pdc_ata_sht, | |
cca3974e | 188 | .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA, |
1da177e4 LT |
189 | .pio_mask = 0x1f, /* pio0-4 */ |
190 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
191 | .udma_mask = 0x7f, /* udma0-6 ; FIXME */ | |
2cba582a | 192 | .port_ops = &pdc_sata_ops, |
1da177e4 | 193 | }, |
f497ba73 TL |
194 | |
195 | /* board_20619 */ | |
196 | { | |
197 | .sht = &pdc_ata_sht, | |
cca3974e | 198 | .flags = PDC_COMMON_FLAGS | ATA_FLAG_SLAVE_POSS, |
f497ba73 TL |
199 | .pio_mask = 0x1f, /* pio0-4 */ |
200 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
201 | .udma_mask = 0x7f, /* udma0-6 ; FIXME */ | |
2cba582a | 202 | .port_ops = &pdc_pata_ops, |
f497ba73 | 203 | }, |
5a46fe89 YI |
204 | |
205 | /* board_20771 */ | |
206 | { | |
207 | .sht = &pdc_ata_sht, | |
cca3974e | 208 | .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA, |
5a46fe89 YI |
209 | .pio_mask = 0x1f, /* pio0-4 */ |
210 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
211 | .udma_mask = 0x7f, /* udma0-6 ; FIXME */ | |
212 | .port_ops = &pdc_sata_ops, | |
213 | }, | |
6340f019 LK |
214 | |
215 | /* board_2057x */ | |
216 | { | |
217 | .sht = &pdc_ata_sht, | |
cca3974e | 218 | .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA, |
6340f019 LK |
219 | .pio_mask = 0x1f, /* pio0-4 */ |
220 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
221 | .udma_mask = 0x7f, /* udma0-6 ; FIXME */ | |
222 | .port_ops = &pdc_sata_ops, | |
223 | }, | |
224 | ||
225 | /* board_40518 */ | |
226 | { | |
227 | .sht = &pdc_ata_sht, | |
cca3974e | 228 | .flags = PDC_COMMON_FLAGS | ATA_FLAG_SATA, |
6340f019 LK |
229 | .pio_mask = 0x1f, /* pio0-4 */ |
230 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
231 | .udma_mask = 0x7f, /* udma0-6 ; FIXME */ | |
232 | .port_ops = &pdc_sata_ops, | |
233 | }, | |
1da177e4 LT |
234 | }; |
235 | ||
3b7d697d | 236 | static const struct pci_device_id pdc_ata_pci_tbl[] = { |
54bb3a94 JG |
237 | { PCI_VDEVICE(PROMISE, 0x3371), board_2037x }, |
238 | { PCI_VDEVICE(PROMISE, 0x3570), board_2037x }, | |
239 | { PCI_VDEVICE(PROMISE, 0x3571), board_2037x }, | |
240 | { PCI_VDEVICE(PROMISE, 0x3373), board_2037x }, | |
241 | { PCI_VDEVICE(PROMISE, 0x3375), board_2037x }, | |
242 | { PCI_VDEVICE(PROMISE, 0x3376), board_2037x }, | |
243 | { PCI_VDEVICE(PROMISE, 0x3574), board_2057x }, | |
244 | { PCI_VDEVICE(PROMISE, 0x3d75), board_2057x }, | |
245 | { PCI_VDEVICE(PROMISE, 0x3d73), board_2037x }, | |
246 | ||
247 | { PCI_VDEVICE(PROMISE, 0x3318), board_20319 }, | |
248 | { PCI_VDEVICE(PROMISE, 0x3319), board_20319 }, | |
249 | { PCI_VDEVICE(PROMISE, 0x3515), board_20319 }, | |
250 | { PCI_VDEVICE(PROMISE, 0x3519), board_20319 }, | |
251 | { PCI_VDEVICE(PROMISE, 0x3d17), board_20319 }, | |
252 | { PCI_VDEVICE(PROMISE, 0x3d18), board_40518 }, | |
253 | ||
254 | { PCI_VDEVICE(PROMISE, 0x6629), board_20619 }, | |
f497ba73 | 255 | |
8419dc8a JG |
256 | /* TODO: remove all associated board_20771 code, as it completely |
257 | * duplicates board_2037x code, unless reason for separation can be | |
258 | * divined. | |
259 | */ | |
260 | #if 0 | |
54bb3a94 | 261 | { PCI_VDEVICE(PROMISE, 0x3570), board_20771 }, |
8419dc8a | 262 | #endif |
a83068bb | 263 | { PCI_VDEVICE(PROMISE, 0x3577), board_20771 }, |
8419dc8a | 264 | |
1da177e4 LT |
265 | { } /* terminate list */ |
266 | }; | |
267 | ||
268 | ||
269 | static struct pci_driver pdc_ata_pci_driver = { | |
270 | .name = DRV_NAME, | |
271 | .id_table = pdc_ata_pci_tbl, | |
272 | .probe = pdc_ata_init_one, | |
273 | .remove = ata_pci_remove_one, | |
274 | }; | |
275 | ||
276 | ||
277 | static int pdc_port_start(struct ata_port *ap) | |
278 | { | |
cca3974e | 279 | struct device *dev = ap->host->dev; |
1da177e4 LT |
280 | struct pdc_port_priv *pp; |
281 | int rc; | |
282 | ||
283 | rc = ata_port_start(ap); | |
284 | if (rc) | |
285 | return rc; | |
286 | ||
6340f019 | 287 | pp = kzalloc(sizeof(*pp), GFP_KERNEL); |
1da177e4 LT |
288 | if (!pp) { |
289 | rc = -ENOMEM; | |
290 | goto err_out; | |
291 | } | |
1da177e4 LT |
292 | |
293 | pp->pkt = dma_alloc_coherent(dev, 128, &pp->pkt_dma, GFP_KERNEL); | |
294 | if (!pp->pkt) { | |
295 | rc = -ENOMEM; | |
296 | goto err_out_kfree; | |
297 | } | |
298 | ||
299 | ap->private_data = pp; | |
300 | ||
301 | return 0; | |
302 | ||
303 | err_out_kfree: | |
304 | kfree(pp); | |
305 | err_out: | |
306 | ata_port_stop(ap); | |
307 | return rc; | |
308 | } | |
309 | ||
310 | ||
311 | static void pdc_port_stop(struct ata_port *ap) | |
312 | { | |
cca3974e | 313 | struct device *dev = ap->host->dev; |
1da177e4 LT |
314 | struct pdc_port_priv *pp = ap->private_data; |
315 | ||
316 | ap->private_data = NULL; | |
317 | dma_free_coherent(dev, 128, pp->pkt, pp->pkt_dma); | |
318 | kfree(pp); | |
319 | ata_port_stop(ap); | |
320 | } | |
321 | ||
322 | ||
cca3974e | 323 | static void pdc_host_stop(struct ata_host *host) |
6340f019 | 324 | { |
cca3974e | 325 | struct pdc_host_priv *hp = host->private_data; |
6340f019 | 326 | |
cca3974e | 327 | ata_pci_host_stop(host); |
6340f019 LK |
328 | |
329 | kfree(hp); | |
330 | } | |
331 | ||
332 | ||
1da177e4 LT |
333 | static void pdc_reset_port(struct ata_port *ap) |
334 | { | |
ea6ba10b | 335 | void __iomem *mmio = (void __iomem *) ap->ioaddr.cmd_addr + PDC_CTLSTAT; |
1da177e4 LT |
336 | unsigned int i; |
337 | u32 tmp; | |
338 | ||
339 | for (i = 11; i > 0; i--) { | |
340 | tmp = readl(mmio); | |
341 | if (tmp & PDC_RESET) | |
342 | break; | |
343 | ||
344 | udelay(100); | |
345 | ||
346 | tmp |= PDC_RESET; | |
347 | writel(tmp, mmio); | |
348 | } | |
349 | ||
350 | tmp &= ~PDC_RESET; | |
351 | writel(tmp, mmio); | |
352 | readl(mmio); /* flush */ | |
353 | } | |
354 | ||
2cba582a | 355 | static void pdc_sata_phy_reset(struct ata_port *ap) |
1da177e4 LT |
356 | { |
357 | pdc_reset_port(ap); | |
358 | sata_phy_reset(ap); | |
359 | } | |
360 | ||
d3fb4e8d | 361 | static void pdc_pata_cbl_detect(struct ata_port *ap) |
2cba582a | 362 | { |
d3fb4e8d | 363 | u8 tmp; |
03dc5506 | 364 | void __iomem *mmio = (void __iomem *) ap->ioaddr.cmd_addr + PDC_CTLSTAT + 0x03; |
d3fb4e8d JG |
365 | |
366 | tmp = readb(mmio); | |
367 | ||
368 | if (tmp & 0x01) { | |
369 | ap->cbl = ATA_CBL_PATA40; | |
370 | ap->udma_mask &= ATA_UDMA_MASK_40C; | |
371 | } else | |
372 | ap->cbl = ATA_CBL_PATA80; | |
373 | } | |
2cba582a | 374 | |
d3fb4e8d JG |
375 | static void pdc_pata_phy_reset(struct ata_port *ap) |
376 | { | |
377 | pdc_pata_cbl_detect(ap); | |
2cba582a JG |
378 | pdc_reset_port(ap); |
379 | ata_port_probe(ap); | |
380 | ata_bus_reset(ap); | |
381 | } | |
382 | ||
1da177e4 LT |
383 | static u32 pdc_sata_scr_read (struct ata_port *ap, unsigned int sc_reg) |
384 | { | |
385 | if (sc_reg > SCR_CONTROL) | |
386 | return 0xffffffffU; | |
b181d3b0 | 387 | return readl((void __iomem *) ap->ioaddr.scr_addr + (sc_reg * 4)); |
1da177e4 LT |
388 | } |
389 | ||
390 | ||
391 | static void pdc_sata_scr_write (struct ata_port *ap, unsigned int sc_reg, | |
392 | u32 val) | |
393 | { | |
394 | if (sc_reg > SCR_CONTROL) | |
395 | return; | |
b181d3b0 | 396 | writel(val, (void __iomem *) ap->ioaddr.scr_addr + (sc_reg * 4)); |
1da177e4 LT |
397 | } |
398 | ||
399 | static void pdc_qc_prep(struct ata_queued_cmd *qc) | |
400 | { | |
401 | struct pdc_port_priv *pp = qc->ap->private_data; | |
402 | unsigned int i; | |
403 | ||
404 | VPRINTK("ENTER\n"); | |
405 | ||
406 | switch (qc->tf.protocol) { | |
407 | case ATA_PROT_DMA: | |
408 | ata_qc_prep(qc); | |
409 | /* fall through */ | |
410 | ||
411 | case ATA_PROT_NODATA: | |
412 | i = pdc_pkt_header(&qc->tf, qc->ap->prd_dma, | |
413 | qc->dev->devno, pp->pkt); | |
414 | ||
415 | if (qc->tf.flags & ATA_TFLAG_LBA48) | |
416 | i = pdc_prep_lba48(&qc->tf, pp->pkt, i); | |
417 | else | |
418 | i = pdc_prep_lba28(&qc->tf, pp->pkt, i); | |
419 | ||
420 | pdc_pkt_footer(&qc->tf, pp->pkt, i); | |
421 | break; | |
422 | ||
423 | default: | |
424 | break; | |
425 | } | |
426 | } | |
427 | ||
428 | static void pdc_eng_timeout(struct ata_port *ap) | |
429 | { | |
cca3974e | 430 | struct ata_host *host = ap->host; |
1da177e4 LT |
431 | u8 drv_stat; |
432 | struct ata_queued_cmd *qc; | |
b8f6153e | 433 | unsigned long flags; |
1da177e4 LT |
434 | |
435 | DPRINTK("ENTER\n"); | |
436 | ||
cca3974e | 437 | spin_lock_irqsave(&host->lock, flags); |
b8f6153e | 438 | |
1da177e4 | 439 | qc = ata_qc_from_tag(ap, ap->active_tag); |
1da177e4 | 440 | |
1da177e4 LT |
441 | switch (qc->tf.protocol) { |
442 | case ATA_PROT_DMA: | |
443 | case ATA_PROT_NODATA: | |
f15a1daf | 444 | ata_port_printk(ap, KERN_ERR, "command timeout\n"); |
a7dac447 | 445 | drv_stat = ata_wait_idle(ap); |
a22e2eb0 | 446 | qc->err_mask |= __ac_err_mask(drv_stat); |
1da177e4 LT |
447 | break; |
448 | ||
449 | default: | |
450 | drv_stat = ata_busy_wait(ap, ATA_BUSY | ATA_DRQ, 1000); | |
451 | ||
f15a1daf TH |
452 | ata_port_printk(ap, KERN_ERR, |
453 | "unknown timeout, cmd 0x%x stat 0x%x\n", | |
454 | qc->tf.command, drv_stat); | |
1da177e4 | 455 | |
a22e2eb0 | 456 | qc->err_mask |= ac_err_mask(drv_stat); |
1da177e4 LT |
457 | break; |
458 | } | |
459 | ||
cca3974e | 460 | spin_unlock_irqrestore(&host->lock, flags); |
f6379020 | 461 | ata_eh_qc_complete(qc); |
1da177e4 LT |
462 | DPRINTK("EXIT\n"); |
463 | } | |
464 | ||
465 | static inline unsigned int pdc_host_intr( struct ata_port *ap, | |
466 | struct ata_queued_cmd *qc) | |
467 | { | |
a22e2eb0 | 468 | unsigned int handled = 0; |
1da177e4 | 469 | u32 tmp; |
ea6ba10b | 470 | void __iomem *mmio = (void __iomem *) ap->ioaddr.cmd_addr + PDC_GLOBAL_CTL; |
1da177e4 LT |
471 | |
472 | tmp = readl(mmio); | |
473 | if (tmp & PDC_ERR_MASK) { | |
a22e2eb0 | 474 | qc->err_mask |= AC_ERR_DEV; |
1da177e4 LT |
475 | pdc_reset_port(ap); |
476 | } | |
477 | ||
478 | switch (qc->tf.protocol) { | |
479 | case ATA_PROT_DMA: | |
480 | case ATA_PROT_NODATA: | |
a22e2eb0 AL |
481 | qc->err_mask |= ac_err_mask(ata_wait_idle(ap)); |
482 | ata_qc_complete(qc); | |
1da177e4 LT |
483 | handled = 1; |
484 | break; | |
485 | ||
486 | default: | |
ee500aab AL |
487 | ap->stats.idle_irq++; |
488 | break; | |
1da177e4 LT |
489 | } |
490 | ||
ee500aab | 491 | return handled; |
1da177e4 LT |
492 | } |
493 | ||
494 | static void pdc_irq_clear(struct ata_port *ap) | |
495 | { | |
cca3974e JG |
496 | struct ata_host *host = ap->host; |
497 | void __iomem *mmio = host->mmio_base; | |
1da177e4 LT |
498 | |
499 | readl(mmio + PDC_INT_SEQMASK); | |
500 | } | |
501 | ||
7d12e780 | 502 | static irqreturn_t pdc_interrupt (int irq, void *dev_instance) |
1da177e4 | 503 | { |
cca3974e | 504 | struct ata_host *host = dev_instance; |
1da177e4 LT |
505 | struct ata_port *ap; |
506 | u32 mask = 0; | |
507 | unsigned int i, tmp; | |
508 | unsigned int handled = 0; | |
ea6ba10b | 509 | void __iomem *mmio_base; |
1da177e4 LT |
510 | |
511 | VPRINTK("ENTER\n"); | |
512 | ||
cca3974e | 513 | if (!host || !host->mmio_base) { |
1da177e4 LT |
514 | VPRINTK("QUICK EXIT\n"); |
515 | return IRQ_NONE; | |
516 | } | |
517 | ||
cca3974e | 518 | mmio_base = host->mmio_base; |
1da177e4 LT |
519 | |
520 | /* reading should also clear interrupts */ | |
521 | mask = readl(mmio_base + PDC_INT_SEQMASK); | |
522 | ||
523 | if (mask == 0xffffffff) { | |
524 | VPRINTK("QUICK EXIT 2\n"); | |
525 | return IRQ_NONE; | |
526 | } | |
6340f019 | 527 | |
cca3974e | 528 | spin_lock(&host->lock); |
6340f019 | 529 | |
1da177e4 LT |
530 | mask &= 0xffff; /* only 16 tags possible */ |
531 | if (!mask) { | |
532 | VPRINTK("QUICK EXIT 3\n"); | |
6340f019 | 533 | goto done_irq; |
1da177e4 LT |
534 | } |
535 | ||
1da177e4 LT |
536 | writel(mask, mmio_base + PDC_INT_SEQMASK); |
537 | ||
cca3974e | 538 | for (i = 0; i < host->n_ports; i++) { |
1da177e4 | 539 | VPRINTK("port %u\n", i); |
cca3974e | 540 | ap = host->ports[i]; |
1da177e4 | 541 | tmp = mask & (1 << (i + 1)); |
c1389503 | 542 | if (tmp && ap && |
029f5468 | 543 | !(ap->flags & ATA_FLAG_DISABLED)) { |
1da177e4 LT |
544 | struct ata_queued_cmd *qc; |
545 | ||
546 | qc = ata_qc_from_tag(ap, ap->active_tag); | |
e50362ec | 547 | if (qc && (!(qc->tf.flags & ATA_TFLAG_POLLING))) |
1da177e4 LT |
548 | handled += pdc_host_intr(ap, qc); |
549 | } | |
550 | } | |
551 | ||
1da177e4 LT |
552 | VPRINTK("EXIT\n"); |
553 | ||
6340f019 | 554 | done_irq: |
cca3974e | 555 | spin_unlock(&host->lock); |
1da177e4 LT |
556 | return IRQ_RETVAL(handled); |
557 | } | |
558 | ||
559 | static inline void pdc_packet_start(struct ata_queued_cmd *qc) | |
560 | { | |
561 | struct ata_port *ap = qc->ap; | |
562 | struct pdc_port_priv *pp = ap->private_data; | |
563 | unsigned int port_no = ap->port_no; | |
564 | u8 seq = (u8) (port_no + 1); | |
565 | ||
566 | VPRINTK("ENTER, ap %p\n", ap); | |
567 | ||
cca3974e JG |
568 | writel(0x00000001, ap->host->mmio_base + (seq * 4)); |
569 | readl(ap->host->mmio_base + (seq * 4)); /* flush */ | |
1da177e4 LT |
570 | |
571 | pp->pkt[2] = seq; | |
572 | wmb(); /* flush PRD, pkt writes */ | |
b181d3b0 AV |
573 | writel(pp->pkt_dma, (void __iomem *) ap->ioaddr.cmd_addr + PDC_PKT_SUBMIT); |
574 | readl((void __iomem *) ap->ioaddr.cmd_addr + PDC_PKT_SUBMIT); /* flush */ | |
1da177e4 LT |
575 | } |
576 | ||
9a3d9eb0 | 577 | static unsigned int pdc_qc_issue_prot(struct ata_queued_cmd *qc) |
1da177e4 LT |
578 | { |
579 | switch (qc->tf.protocol) { | |
580 | case ATA_PROT_DMA: | |
581 | case ATA_PROT_NODATA: | |
582 | pdc_packet_start(qc); | |
583 | return 0; | |
584 | ||
585 | case ATA_PROT_ATAPI_DMA: | |
586 | BUG(); | |
587 | break; | |
588 | ||
589 | default: | |
590 | break; | |
591 | } | |
592 | ||
593 | return ata_qc_issue_prot(qc); | |
594 | } | |
595 | ||
057ace5e | 596 | static void pdc_tf_load_mmio(struct ata_port *ap, const struct ata_taskfile *tf) |
1da177e4 LT |
597 | { |
598 | WARN_ON (tf->protocol == ATA_PROT_DMA || | |
599 | tf->protocol == ATA_PROT_NODATA); | |
600 | ata_tf_load(ap, tf); | |
601 | } | |
602 | ||
603 | ||
057ace5e | 604 | static void pdc_exec_command_mmio(struct ata_port *ap, const struct ata_taskfile *tf) |
1da177e4 LT |
605 | { |
606 | WARN_ON (tf->protocol == ATA_PROT_DMA || | |
607 | tf->protocol == ATA_PROT_NODATA); | |
608 | ata_exec_command(ap, tf); | |
609 | } | |
610 | ||
611 | ||
612 | static void pdc_ata_setup_port(struct ata_ioports *port, unsigned long base) | |
613 | { | |
614 | port->cmd_addr = base; | |
615 | port->data_addr = base; | |
616 | port->feature_addr = | |
617 | port->error_addr = base + 0x4; | |
618 | port->nsect_addr = base + 0x8; | |
619 | port->lbal_addr = base + 0xc; | |
620 | port->lbam_addr = base + 0x10; | |
621 | port->lbah_addr = base + 0x14; | |
622 | port->device_addr = base + 0x18; | |
623 | port->command_addr = | |
624 | port->status_addr = base + 0x1c; | |
625 | port->altstatus_addr = | |
626 | port->ctl_addr = base + 0x38; | |
627 | } | |
628 | ||
629 | ||
630 | static void pdc_host_init(unsigned int chip_id, struct ata_probe_ent *pe) | |
631 | { | |
ea6ba10b | 632 | void __iomem *mmio = pe->mmio_base; |
6340f019 LK |
633 | struct pdc_host_priv *hp = pe->private_data; |
634 | int hotplug_offset = hp->hotplug_offset; | |
1da177e4 LT |
635 | u32 tmp; |
636 | ||
637 | /* | |
638 | * Except for the hotplug stuff, this is voodoo from the | |
639 | * Promise driver. Label this entire section | |
640 | * "TODO: figure out why we do this" | |
641 | */ | |
642 | ||
643 | /* change FIFO_SHD to 8 dwords, enable BMR_BURST */ | |
644 | tmp = readl(mmio + PDC_FLASH_CTL); | |
645 | tmp |= 0x12000; /* bit 16 (fifo 8 dw) and 13 (bmr burst?) */ | |
646 | writel(tmp, mmio + PDC_FLASH_CTL); | |
647 | ||
648 | /* clear plug/unplug flags for all ports */ | |
6340f019 LK |
649 | tmp = readl(mmio + hotplug_offset); |
650 | writel(tmp | 0xff, mmio + hotplug_offset); | |
1da177e4 LT |
651 | |
652 | /* mask plug/unplug ints */ | |
6340f019 LK |
653 | tmp = readl(mmio + hotplug_offset); |
654 | writel(tmp | 0xff0000, mmio + hotplug_offset); | |
1da177e4 LT |
655 | |
656 | /* reduce TBG clock to 133 Mhz. */ | |
657 | tmp = readl(mmio + PDC_TBG_MODE); | |
658 | tmp &= ~0x30000; /* clear bit 17, 16*/ | |
659 | tmp |= 0x10000; /* set bit 17:16 = 0:1 */ | |
660 | writel(tmp, mmio + PDC_TBG_MODE); | |
661 | ||
662 | readl(mmio + PDC_TBG_MODE); /* flush */ | |
663 | msleep(10); | |
664 | ||
665 | /* adjust slew rate control register. */ | |
666 | tmp = readl(mmio + PDC_SLEW_CTL); | |
667 | tmp &= 0xFFFFF03F; /* clear bit 11 ~ 6 */ | |
668 | tmp |= 0x00000900; /* set bit 11-9 = 100b , bit 8-6 = 100 */ | |
669 | writel(tmp, mmio + PDC_SLEW_CTL); | |
670 | } | |
671 | ||
672 | static int pdc_ata_init_one (struct pci_dev *pdev, const struct pci_device_id *ent) | |
673 | { | |
674 | static int printed_version; | |
675 | struct ata_probe_ent *probe_ent = NULL; | |
6340f019 | 676 | struct pdc_host_priv *hp; |
1da177e4 | 677 | unsigned long base; |
ea6ba10b | 678 | void __iomem *mmio_base; |
1da177e4 LT |
679 | unsigned int board_idx = (unsigned int) ent->driver_data; |
680 | int pci_dev_busy = 0; | |
681 | int rc; | |
682 | ||
683 | if (!printed_version++) | |
a9524a76 | 684 | dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n"); |
1da177e4 | 685 | |
1da177e4 LT |
686 | rc = pci_enable_device(pdev); |
687 | if (rc) | |
688 | return rc; | |
689 | ||
690 | rc = pci_request_regions(pdev, DRV_NAME); | |
691 | if (rc) { | |
692 | pci_dev_busy = 1; | |
693 | goto err_out; | |
694 | } | |
695 | ||
696 | rc = pci_set_dma_mask(pdev, ATA_DMA_MASK); | |
697 | if (rc) | |
698 | goto err_out_regions; | |
699 | rc = pci_set_consistent_dma_mask(pdev, ATA_DMA_MASK); | |
700 | if (rc) | |
701 | goto err_out_regions; | |
702 | ||
6340f019 | 703 | probe_ent = kzalloc(sizeof(*probe_ent), GFP_KERNEL); |
1da177e4 LT |
704 | if (probe_ent == NULL) { |
705 | rc = -ENOMEM; | |
706 | goto err_out_regions; | |
707 | } | |
708 | ||
1da177e4 LT |
709 | probe_ent->dev = pci_dev_to_dev(pdev); |
710 | INIT_LIST_HEAD(&probe_ent->node); | |
711 | ||
374b1873 | 712 | mmio_base = pci_iomap(pdev, 3, 0); |
1da177e4 LT |
713 | if (mmio_base == NULL) { |
714 | rc = -ENOMEM; | |
715 | goto err_out_free_ent; | |
716 | } | |
717 | base = (unsigned long) mmio_base; | |
718 | ||
6340f019 LK |
719 | hp = kzalloc(sizeof(*hp), GFP_KERNEL); |
720 | if (hp == NULL) { | |
721 | rc = -ENOMEM; | |
722 | goto err_out_free_ent; | |
723 | } | |
724 | ||
725 | /* Set default hotplug offset */ | |
726 | hp->hotplug_offset = PDC_SATA_PLUG_CSR; | |
727 | probe_ent->private_data = hp; | |
728 | ||
1da177e4 | 729 | probe_ent->sht = pdc_port_info[board_idx].sht; |
cca3974e | 730 | probe_ent->port_flags = pdc_port_info[board_idx].flags; |
1da177e4 LT |
731 | probe_ent->pio_mask = pdc_port_info[board_idx].pio_mask; |
732 | probe_ent->mwdma_mask = pdc_port_info[board_idx].mwdma_mask; | |
733 | probe_ent->udma_mask = pdc_port_info[board_idx].udma_mask; | |
734 | probe_ent->port_ops = pdc_port_info[board_idx].port_ops; | |
735 | ||
736 | probe_ent->irq = pdev->irq; | |
1d6f359a | 737 | probe_ent->irq_flags = IRQF_SHARED; |
1da177e4 LT |
738 | probe_ent->mmio_base = mmio_base; |
739 | ||
740 | pdc_ata_setup_port(&probe_ent->port[0], base + 0x200); | |
741 | pdc_ata_setup_port(&probe_ent->port[1], base + 0x280); | |
742 | ||
743 | probe_ent->port[0].scr_addr = base + 0x400; | |
744 | probe_ent->port[1].scr_addr = base + 0x500; | |
745 | ||
746 | /* notice 4-port boards */ | |
747 | switch (board_idx) { | |
6340f019 LK |
748 | case board_40518: |
749 | /* Override hotplug offset for SATAII150 */ | |
750 | hp->hotplug_offset = PDC2_SATA_PLUG_CSR; | |
751 | /* Fall through */ | |
1da177e4 LT |
752 | case board_20319: |
753 | probe_ent->n_ports = 4; | |
754 | ||
755 | pdc_ata_setup_port(&probe_ent->port[2], base + 0x300); | |
756 | pdc_ata_setup_port(&probe_ent->port[3], base + 0x380); | |
757 | ||
758 | probe_ent->port[2].scr_addr = base + 0x600; | |
759 | probe_ent->port[3].scr_addr = base + 0x700; | |
760 | break; | |
6340f019 LK |
761 | case board_2057x: |
762 | /* Override hotplug offset for SATAII150 */ | |
763 | hp->hotplug_offset = PDC2_SATA_PLUG_CSR; | |
764 | /* Fall through */ | |
1da177e4 | 765 | case board_2037x: |
6c9e5eb5 | 766 | probe_ent->n_ports = 2; |
1da177e4 | 767 | break; |
5a46fe89 YI |
768 | case board_20771: |
769 | probe_ent->n_ports = 2; | |
770 | break; | |
f497ba73 TL |
771 | case board_20619: |
772 | probe_ent->n_ports = 4; | |
773 | ||
774 | pdc_ata_setup_port(&probe_ent->port[2], base + 0x300); | |
775 | pdc_ata_setup_port(&probe_ent->port[3], base + 0x380); | |
776 | ||
777 | probe_ent->port[2].scr_addr = base + 0x600; | |
778 | probe_ent->port[3].scr_addr = base + 0x700; | |
6c9e5eb5 | 779 | break; |
1da177e4 LT |
780 | default: |
781 | BUG(); | |
782 | break; | |
783 | } | |
784 | ||
785 | pci_set_master(pdev); | |
786 | ||
787 | /* initialize adapter */ | |
788 | pdc_host_init(board_idx, probe_ent); | |
789 | ||
6340f019 LK |
790 | /* FIXME: Need any other frees than hp? */ |
791 | if (!ata_device_add(probe_ent)) | |
792 | kfree(hp); | |
793 | ||
1da177e4 LT |
794 | kfree(probe_ent); |
795 | ||
796 | return 0; | |
797 | ||
798 | err_out_free_ent: | |
799 | kfree(probe_ent); | |
800 | err_out_regions: | |
801 | pci_release_regions(pdev); | |
802 | err_out: | |
803 | if (!pci_dev_busy) | |
804 | pci_disable_device(pdev); | |
805 | return rc; | |
806 | } | |
807 | ||
808 | ||
809 | static int __init pdc_ata_init(void) | |
810 | { | |
b7887196 | 811 | return pci_register_driver(&pdc_ata_pci_driver); |
1da177e4 LT |
812 | } |
813 | ||
814 | ||
815 | static void __exit pdc_ata_exit(void) | |
816 | { | |
817 | pci_unregister_driver(&pdc_ata_pci_driver); | |
818 | } | |
819 | ||
820 | ||
821 | MODULE_AUTHOR("Jeff Garzik"); | |
f497ba73 | 822 | MODULE_DESCRIPTION("Promise ATA TX2/TX4/TX4000 low-level driver"); |
1da177e4 LT |
823 | MODULE_LICENSE("GPL"); |
824 | MODULE_DEVICE_TABLE(pci, pdc_ata_pci_tbl); | |
825 | MODULE_VERSION(DRV_VERSION); | |
826 | ||
827 | module_init(pdc_ata_init); | |
828 | module_exit(pdc_ata_exit); |