projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm: detypedeffing continues...
[deliverable/linux.git] / drivers / char / drm / radeon_drv.h
CommitLineData
1da177e4
LT		 1/* radeon_drv.h -- Private header for radeon driver -*- linux-c -*-
2 *
3 * Copyright 1999 Precision Insight, Inc., Cedar Park, Texas.
4 * Copyright 2000 VA Linux Systems, Inc., Fremont, California.
5 * All rights reserved.
6 *
7 * Permission is hereby granted, free of charge, to any person obtaining a
8 * copy of this software and associated documentation files (the "Software"),
9 * to deal in the Software without restriction, including without limitation
10 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
11 * and/or sell copies of the Software, and to permit persons to whom the
12 * Software is furnished to do so, subject to the following conditions:
13 *
14 * The above copyright notice and this permission notice (including the next
15 * paragraph) shall be included in all copies or substantial portions of the
16 * Software.
17 *
18 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
19 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
20 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
21 * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
22 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
23 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
24 * DEALINGS IN THE SOFTWARE.
25 *
26 * Authors:
27 * Kevin E. Martin <martin@valinux.com>
28 * Gareth Hughes <gareth@valinux.com>
29 */
30
31#ifndef __RADEON_DRV_H__
32#define __RADEON_DRV_H__
33
34/* General customization:
35 */
36
37#define DRIVER_AUTHOR "Gareth Hughes, Keith Whitwell, others."
38
39#define DRIVER_NAME "radeon"
40#define DRIVER_DESC "ATI Radeon"
d6fece05 41#define DRIVER_DATE "20060524"
1da177e4
LT		 42
43/* Interface history:
44 *
45 * 1.1 - ??
46 * 1.2 - Add vertex2 ioctl (keith)
47 * - Add stencil capability to clear ioctl (gareth, keith)
48 * - Increase MAX_TEXTURE_LEVELS (brian)
49 * 1.3 - Add cmdbuf ioctl (keith)
50 * - Add support for new radeon packets (keith)
51 * - Add getparam ioctl (keith)
52 * - Add flip-buffers ioctl, deprecate fullscreen foo (keith).
53 * 1.4 - Add scratch registers to get_param ioctl.
54 * 1.5 - Add r200 packets to cmdbuf ioctl
55 * - Add r200 function to init ioctl
56 * - Add 'scalar2' instruction to cmdbuf
57 * 1.6 - Add static GART memory manager
58 * Add irq handler (won't be turned on unless X server knows to)
59 * Add irq ioctls and irq_active getparam.
60 * Add wait command for cmdbuf ioctl
61 * Add GART offset query for getparam
62 * 1.7 - Add support for cube map registers: R200_PP_CUBIC_FACES_[0..5]
63 * and R200_PP_CUBIC_OFFSET_F1_[0..5].
64 * Added packets R200_EMIT_PP_CUBIC_FACES_[0..5] and
65 * R200_EMIT_PP_CUBIC_OFFSETS_[0..5]. (brian)
66 * 1.8 - Remove need to call cleanup ioctls on last client exit (keith)
67 * Add 'GET' queries for starting additional clients on different VT's.
68 * 1.9 - Add DRM_IOCTL_RADEON_CP_RESUME ioctl.
69 * Add texture rectangle support for r100.
70 * 1.10- Add SETPARAM ioctl; first parameter to set is FB_LOCATION, which
b5e89ed5 71 * clients use to tell the DRM where they think the framebuffer is
1da177e4
LT		 72 * located in the card's address space
73 * 1.11- Add packet R200_EMIT_RB3D_BLENDCOLOR to support GL_EXT_blend_color
74 * and GL_EXT_blend_[func|equation]_separate on r200
75 * 1.12- Add R300 CP microcode support - this just loads the CP on r300
d985c108 76 * (No 3D support yet - just microcode loading).
1da177e4
LT		 77 * 1.13- Add packet R200_EMIT_TCL_POINT_SPRITE_CNTL for ARB_point_parameters
78 * - Add hyperz support, add hyperz flags to clear ioctl.
79 * 1.14- Add support for color tiling
80 * - Add R100/R200 surface allocation/free support
81 * 1.15- Add support for texture micro tiling
82 * - Add support for r100 cube maps
83 * 1.16- Add R200_EMIT_PP_TRI_PERF_CNTL packet to support brilinear
84 * texture filtering on r200
414ed537 85 * 1.17- Add initial support for R300 (3D).
9d17601c
DA		 86 * 1.18- Add support for GL_ATI_fragment_shader, new packets
87 * R200_EMIT_PP_AFS_0/1, R200_EMIT_PP_TXCTLALL_0-5 (replaces
88 * R200_EMIT_PP_TXFILTER_0-5, 2 more regs) and R200_EMIT_ATF_TFACTOR
89 * (replaces R200_EMIT_TFACTOR_0 (8 consts instead of 6)
ea98a92f 90 * 1.19- Add support for gart table in FB memory and PCIE r300
d985c108
DA		 91 * 1.20- Add support for r300 texrect
92 * 1.21- Add support for card type getparam
4e5e2e25 93 * 1.22- Add support for texture cache flushes (R300_TX_CNTL)
d5ea702f 94 * 1.23- Add new radeon memory map work from benh
ee4621f0 95 * 1.24- Add general-purpose packet for manipulating scratch registers (r300)
d6fece05
DA		 96 * 1.25- Add support for r200 vertex programs (R200_EMIT_VAP_PVS_CNTL,
97 * new packet type)
f2b04cd2
DA		 98 * 1.26- Add support for variable size PCI(E) gart aperture
99 * 1.27- Add support for IGP GART
ddbee333 100 * 1.28- Add support for VBL on CRTC2
1da177e4
LT		 101 */
102#define DRIVER_MAJOR 1
ddbee333 103#define DRIVER_MINOR 28
1da177e4
LT		 104#define DRIVER_PATCHLEVEL 0
105
1da177e4
LT		 106/*
107 * Radeon chip families
108 */
109enum radeon_family {
110 CHIP_R100,
1da177e4 111 CHIP_RV100,
dfab1154 112 CHIP_RS100,
1da177e4
LT		 113 CHIP_RV200,
114 CHIP_RS200,
dfab1154 115 CHIP_R200,
1da177e4 116 CHIP_RV250,
dfab1154 117 CHIP_RS300,
1da177e4
LT		 118 CHIP_RV280,
119 CHIP_R300,
414ed537 120 CHIP_R350,
1da177e4 121 CHIP_RV350,
dfab1154 122 CHIP_RV380,
414ed537 123 CHIP_R420,
dfab1154
DA		 124 CHIP_RV410,
125 CHIP_RS400,
1da177e4
LT		 126 CHIP_LAST,
127};
128
129enum radeon_cp_microcode_version {
130 UCODE_R100,
131 UCODE_R200,
132 UCODE_R300,
133};
134
135/*
136 * Chip flags
137 */
138enum radeon_chip_flags {
54a56ac5
DA		 139 RADEON_FAMILY_MASK = 0x0000ffffUL,
140 RADEON_FLAGS_MASK = 0xffff0000UL,
141 RADEON_IS_MOBILITY = 0x00010000UL,
142 RADEON_IS_IGP = 0x00020000UL,
143 RADEON_SINGLE_CRTC = 0x00040000UL,
144 RADEON_IS_AGP = 0x00080000UL,
145 RADEON_HAS_HIERZ = 0x00100000UL,
146 RADEON_IS_PCIE = 0x00200000UL,
147 RADEON_NEW_MEMMAP = 0x00400000UL,
148 RADEON_IS_PCI = 0x00800000UL,
f2b04cd2 149 RADEON_IS_IGPGART = 0x01000000UL,
1da177e4
LT		 150};
151
d5ea702f
DA		 152#define GET_RING_HEAD(dev_priv) (dev_priv->writeback_works ? \
153 DRM_READ32( (dev_priv)->ring_rptr, 0 ) : RADEON_READ(RADEON_CP_RB_RPTR))
d985c108
DA		 154#define SET_RING_HEAD(dev_priv,val) DRM_WRITE32( (dev_priv)->ring_rptr, 0, (val) )
155
1da177e4 156typedef struct drm_radeon_freelist {
b5e89ed5 157 unsigned int age;
056219e2 158 struct drm_buf *buf;
b5e89ed5
DA		 159 struct drm_radeon_freelist *next;
160 struct drm_radeon_freelist *prev;
1da177e4
LT		 161} drm_radeon_freelist_t;
162
163typedef struct drm_radeon_ring_buffer {
164 u32 *start;
165 u32 *end;
166 int size;
167 int size_l2qw;
168
169 u32 tail;
170 u32 tail_mask;
171 int space;
172
173 int high_mark;
174} drm_radeon_ring_buffer_t;
175
176typedef struct drm_radeon_depth_clear_t {
177 u32 rb3d_cntl;
178 u32 rb3d_zstencilcntl;
179 u32 se_cntl;
180} drm_radeon_depth_clear_t;
181
182struct drm_radeon_driver_file_fields {
183 int64_t radeon_fb_delta;
184};
185
186struct mem_block {
187 struct mem_block *next;
188 struct mem_block *prev;
189 int start;
190 int size;
191 DRMFILE filp; /* 0: free, -1: heap, other: real files */
192};
193
194struct radeon_surface {
195 int refcount;
196 u32 lower;
197 u32 upper;
198 u32 flags;
199};
200
201struct radeon_virt_surface {
202 int surface_index;
203 u32 lower;
204 u32 upper;
205 u32 flags;
206 DRMFILE filp;
207};
208
209typedef struct drm_radeon_private {
210 drm_radeon_ring_buffer_t ring;
211 drm_radeon_sarea_t *sarea_priv;
212
213 u32 fb_location;
d5ea702f
DA		 214 u32 fb_size;
215 int new_memmap;
1da177e4
LT		 216
217 int gart_size;
218 u32 gart_vm_start;
219 unsigned long gart_buffers_offset;
220
221 int cp_mode;
222 int cp_running;
223
b5e89ed5
DA		 224 drm_radeon_freelist_t *head;
225 drm_radeon_freelist_t *tail;
1da177e4
LT		 226 int last_buf;
227 volatile u32 *scratch;
228 int writeback_works;
229
230 int usec_timeout;
231
232 int microcode_version;
233
1da177e4
LT		 234 struct {
235 u32 boxes;
236 int freelist_timeouts;
237 int freelist_loops;
238 int requested_bufs;
239 int last_frame_reads;
240 int last_clear_reads;
241 int clears;
242 int texture_uploads;
243 } stats;
244
245 int do_boxes;
246 int page_flipping;
1da177e4
LT		 247
248 u32 color_fmt;
249 unsigned int front_offset;
250 unsigned int front_pitch;
251 unsigned int back_offset;
252 unsigned int back_pitch;
253
254 u32 depth_fmt;
255 unsigned int depth_offset;
256 unsigned int depth_pitch;
257
258 u32 front_pitch_offset;
259 u32 back_pitch_offset;
260 u32 depth_pitch_offset;
261
262 drm_radeon_depth_clear_t depth_clear;
b5e89ed5 263
1da177e4
LT		 264 unsigned long ring_offset;
265 unsigned long ring_rptr_offset;
266 unsigned long buffers_offset;
267 unsigned long gart_textures_offset;
268
269 drm_local_map_t *sarea;
270 drm_local_map_t *mmio;
271 drm_local_map_t *cp_ring;
272 drm_local_map_t *ring_rptr;
273 drm_local_map_t *gart_textures;
274
275 struct mem_block *gart_heap;
276 struct mem_block *fb_heap;
277
278 /* SW interrupt */
b5e89ed5
DA		 279 wait_queue_head_t swi_queue;
280 atomic_t swi_emitted;
ddbee333
DA		 281 int vblank_crtc;
282 uint32_t irq_enable_reg;
283 int irq_enabled;
1da177e4
LT		 284
285 struct radeon_surface surfaces[RADEON_MAX_SURFACES];
b5e89ed5 286 struct radeon_virt_surface virt_surfaces[2 * RADEON_MAX_SURFACES];
1da177e4 287
b5e89ed5 288 unsigned long pcigart_offset;
f2b04cd2 289 unsigned int pcigart_offset_set;
55910517 290 struct drm_ati_pcigart_info gart_info;
ea98a92f 291
ee4621f0
DA		 292 u32 scratch_ages[5];
293
1da177e4
LT		 294 /* starting from here on, data is preserved accross an open */
295 uint32_t flags; /* see radeon_chip_flags */
296} drm_radeon_private_t;
297
298typedef struct drm_radeon_buf_priv {
299 u32 age;
300} drm_radeon_buf_priv_t;
301
b3a83639
DA		 302typedef struct drm_radeon_kcmd_buffer {
303 int bufsz;
304 char *buf;
305 int nbox;
c60ce623 306 struct drm_clip_rect __user *boxes;
b3a83639
DA		 307} drm_radeon_kcmd_buffer_t;
308
689b9d74 309extern int radeon_no_wb;
b3a83639
DA		 310extern drm_ioctl_desc_t radeon_ioctls[];
311extern int radeon_max_ioctl;
312
1d6bb8e5
MCA		 313/* Check whether the given hardware address is inside the framebuffer or the
314 * GART area.
315 */
316static __inline__ int radeon_check_offset(drm_radeon_private_t *dev_priv,
317 u64 off)
318{
319 u32 fb_start = dev_priv->fb_location;
320 u32 fb_end = fb_start + dev_priv->fb_size - 1;
321 u32 gart_start = dev_priv->gart_vm_start;
322 u32 gart_end = gart_start + dev_priv->gart_size - 1;
323
324 return ((off >= fb_start && off <= fb_end) ||
325 (off >= gart_start && off <= gart_end));
326}
327
1da177e4 328 /* radeon_cp.c */
b5e89ed5
DA		 329extern int radeon_cp_init(DRM_IOCTL_ARGS);
330extern int radeon_cp_start(DRM_IOCTL_ARGS);
331extern int radeon_cp_stop(DRM_IOCTL_ARGS);
332extern int radeon_cp_reset(DRM_IOCTL_ARGS);
333extern int radeon_cp_idle(DRM_IOCTL_ARGS);
334extern int radeon_cp_resume(DRM_IOCTL_ARGS);
335extern int radeon_engine_reset(DRM_IOCTL_ARGS);
336extern int radeon_fullscreen(DRM_IOCTL_ARGS);
337extern int radeon_cp_buffers(DRM_IOCTL_ARGS);
1da177e4 338
84b1fd10 339extern void radeon_freelist_reset(struct drm_device * dev);
056219e2 340extern struct drm_buf *radeon_freelist_get(struct drm_device * dev);
1da177e4 341
b5e89ed5 342extern int radeon_wait_ring(drm_radeon_private_t * dev_priv, int n);
1da177e4 343
b5e89ed5 344extern int radeon_do_cp_idle(drm_radeon_private_t * dev_priv);
1da177e4
LT		 345
346extern int radeon_driver_preinit(struct drm_device *dev, unsigned long flags);
836cf046 347extern int radeon_presetup(struct drm_device *dev);
1da177e4
LT		 348extern int radeon_driver_postcleanup(struct drm_device *dev);
349
b5e89ed5
DA		 350extern int radeon_mem_alloc(DRM_IOCTL_ARGS);
351extern int radeon_mem_free(DRM_IOCTL_ARGS);
352extern int radeon_mem_init_heap(DRM_IOCTL_ARGS);
353extern void radeon_mem_takedown(struct mem_block **heap);
354extern void radeon_mem_release(DRMFILE filp, struct mem_block *heap);
1da177e4
LT		 355
356 /* radeon_irq.c */
b5e89ed5
DA		 357extern int radeon_irq_emit(DRM_IOCTL_ARGS);
358extern int radeon_irq_wait(DRM_IOCTL_ARGS);
359
84b1fd10
DA		 360extern void radeon_do_release(struct drm_device * dev);
361extern int radeon_driver_vblank_wait(struct drm_device * dev,
b5e89ed5 362 unsigned int *sequence);
84b1fd10 363extern int radeon_driver_vblank_wait2(struct drm_device * dev,
ddbee333 364 unsigned int *sequence);
b5e89ed5 365extern irqreturn_t radeon_driver_irq_handler(DRM_IRQ_ARGS);
84b1fd10
DA		 366extern void radeon_driver_irq_preinstall(struct drm_device * dev);
367extern void radeon_driver_irq_postinstall(struct drm_device * dev);
368extern void radeon_driver_irq_uninstall(struct drm_device * dev);
369extern int radeon_vblank_crtc_get(struct drm_device *dev);
370extern int radeon_vblank_crtc_set(struct drm_device *dev, int64_t value);
1da177e4 371
22eae947
DA		 372extern int radeon_driver_load(struct drm_device *dev, unsigned long flags);
373extern int radeon_driver_unload(struct drm_device *dev);
374extern int radeon_driver_firstopen(struct drm_device *dev);
84b1fd10
DA		 375extern void radeon_driver_preclose(struct drm_device * dev, DRMFILE filp);
376extern void radeon_driver_postclose(struct drm_device * dev, struct drm_file * filp);
377extern void radeon_driver_lastclose(struct drm_device * dev);
378extern int radeon_driver_open(struct drm_device * dev, struct drm_file * filp_priv);
9a186645
DA		 379extern long radeon_compat_ioctl(struct file *filp, unsigned int cmd,
380 unsigned long arg);
381
414ed537
DA		 382/* r300_cmdbuf.c */
383extern void r300_init_reg_flags(void);
384
84b1fd10
DA		 385extern int r300_do_cp_cmdbuf(struct drm_device * dev, DRMFILE filp,
386 struct drm_file * filp_priv,
b3a83639 387 drm_radeon_kcmd_buffer_t * cmdbuf);
414ed537 388
1da177e4
LT		 389/* Flags for stats.boxes
390 */
391#define RADEON_BOX_DMA_IDLE 0x1
392#define RADEON_BOX_RING_FULL 0x2
393#define RADEON_BOX_FLIP 0x4
394#define RADEON_BOX_WAIT_IDLE 0x8
395#define RADEON_BOX_TEXTURE_LOAD 0x10
396
1da177e4
LT		 397/* Register definitions, register access macros and drmAddMap constants
398 * for Radeon kernel driver.
399 */
400
401#define RADEON_AGP_COMMAND 0x0f60
d985c108
DA		 402#define RADEON_AGP_COMMAND_PCI_CONFIG 0x0060 /* offset in PCI config */
403# define RADEON_AGP_ENABLE (1<<8)
1da177e4
LT		 404#define RADEON_AUX_SCISSOR_CNTL 0x26f0
405# define RADEON_EXCLUSIVE_SCISSOR_0 (1 << 24)
406# define RADEON_EXCLUSIVE_SCISSOR_1 (1 << 25)
407# define RADEON_EXCLUSIVE_SCISSOR_2 (1 << 26)
408# define RADEON_SCISSOR_0_ENABLE (1 << 28)
409# define RADEON_SCISSOR_1_ENABLE (1 << 29)
410# define RADEON_SCISSOR_2_ENABLE (1 << 30)
411
412#define RADEON_BUS_CNTL 0x0030
413# define RADEON_BUS_MASTER_DIS (1 << 6)
414
415#define RADEON_CLOCK_CNTL_DATA 0x000c
416# define RADEON_PLL_WR_EN (1 << 7)
417#define RADEON_CLOCK_CNTL_INDEX 0x0008
418#define RADEON_CONFIG_APER_SIZE 0x0108
d985c108 419#define RADEON_CONFIG_MEMSIZE 0x00f8
1da177e4
LT		 420#define RADEON_CRTC_OFFSET 0x0224
421#define RADEON_CRTC_OFFSET_CNTL 0x0228
422# define RADEON_CRTC_TILE_EN (1 << 15)
423# define RADEON_CRTC_OFFSET_FLIP_CNTL (1 << 16)
424#define RADEON_CRTC2_OFFSET 0x0324
425#define RADEON_CRTC2_OFFSET_CNTL 0x0328
426
ea98a92f
DA		 427#define RADEON_PCIE_INDEX 0x0030
428#define RADEON_PCIE_DATA 0x0034
429#define RADEON_PCIE_TX_GART_CNTL 0x10
430# define RADEON_PCIE_TX_GART_EN (1 << 0)
431# define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_PASS_THRU (0<<1)
432# define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_CLAMP_LO (1<<1)
433# define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_DISCARD (3<<1)
434# define RADEON_PCIE_TX_GART_MODE_32_128_CACHE (0<<3)
435# define RADEON_PCIE_TX_GART_MODE_8_4_128_CACHE (1<<3)
436# define RADEON_PCIE_TX_GART_CHK_RW_VALID_EN (1<<5)
437# define RADEON_PCIE_TX_GART_INVALIDATE_TLB (1<<8)
438#define RADEON_PCIE_TX_DISCARD_RD_ADDR_LO 0x11
439#define RADEON_PCIE_TX_DISCARD_RD_ADDR_HI 0x12
440#define RADEON_PCIE_TX_GART_BASE 0x13
441#define RADEON_PCIE_TX_GART_START_LO 0x14
442#define RADEON_PCIE_TX_GART_START_HI 0x15
443#define RADEON_PCIE_TX_GART_END_LO 0x16
444#define RADEON_PCIE_TX_GART_END_HI 0x17
445
f2b04cd2
DA		 446#define RADEON_IGPGART_INDEX 0x168
447#define RADEON_IGPGART_DATA 0x16c
448#define RADEON_IGPGART_UNK_18 0x18
449#define RADEON_IGPGART_CTRL 0x2b
450#define RADEON_IGPGART_BASE_ADDR 0x2c
451#define RADEON_IGPGART_FLUSH 0x2e
452#define RADEON_IGPGART_ENABLE 0x38
453#define RADEON_IGPGART_UNK_39 0x39
454
414ed537
DA		 455#define RADEON_MPP_TB_CONFIG 0x01c0
456#define RADEON_MEM_CNTL 0x0140
457#define RADEON_MEM_SDRAM_MODE_REG 0x0158
458#define RADEON_AGP_BASE 0x0170
459
1da177e4
LT		 460#define RADEON_RB3D_COLOROFFSET 0x1c40
461#define RADEON_RB3D_COLORPITCH 0x1c48
462
3e14a286
MD		 463#define RADEON_SRC_X_Y 0x1590
464
1da177e4
LT		 465#define RADEON_DP_GUI_MASTER_CNTL 0x146c
466# define RADEON_GMC_SRC_PITCH_OFFSET_CNTL (1 << 0)
467# define RADEON_GMC_DST_PITCH_OFFSET_CNTL (1 << 1)
468# define RADEON_GMC_BRUSH_SOLID_COLOR (13 << 4)
469# define RADEON_GMC_BRUSH_NONE (15 << 4)
470# define RADEON_GMC_DST_16BPP (4 << 8)
471# define RADEON_GMC_DST_24BPP (5 << 8)
472# define RADEON_GMC_DST_32BPP (6 << 8)
473# define RADEON_GMC_DST_DATATYPE_SHIFT 8
474# define RADEON_GMC_SRC_DATATYPE_COLOR (3 << 12)
475# define RADEON_DP_SRC_SOURCE_MEMORY (2 << 24)
476# define RADEON_DP_SRC_SOURCE_HOST_DATA (3 << 24)
477# define RADEON_GMC_CLR_CMP_CNTL_DIS (1 << 28)
478# define RADEON_GMC_WR_MSK_DIS (1 << 30)
479# define RADEON_ROP3_S 0x00cc0000
480# define RADEON_ROP3_P 0x00f00000
481#define RADEON_DP_WRITE_MASK 0x16cc
3e14a286 482#define RADEON_SRC_PITCH_OFFSET 0x1428
1da177e4
LT		 483#define RADEON_DST_PITCH_OFFSET 0x142c
484#define RADEON_DST_PITCH_OFFSET_C 0x1c80
485# define RADEON_DST_TILE_LINEAR (0 << 30)
486# define RADEON_DST_TILE_MACRO (1 << 30)
487# define RADEON_DST_TILE_MICRO (2 << 30)
488# define RADEON_DST_TILE_BOTH (3 << 30)
489
490#define RADEON_SCRATCH_REG0 0x15e0
491#define RADEON_SCRATCH_REG1 0x15e4
492#define RADEON_SCRATCH_REG2 0x15e8
493#define RADEON_SCRATCH_REG3 0x15ec
494#define RADEON_SCRATCH_REG4 0x15f0
495#define RADEON_SCRATCH_REG5 0x15f4
496#define RADEON_SCRATCH_UMSK 0x0770
497#define RADEON_SCRATCH_ADDR 0x0774
498
499#define RADEON_SCRATCHOFF( x ) (RADEON_SCRATCH_REG_OFFSET + 4*(x))
500
501#define GET_SCRATCH( x ) (dev_priv->writeback_works \
502 ? DRM_READ32( dev_priv->ring_rptr, RADEON_SCRATCHOFF(x) ) \
503 : RADEON_READ( RADEON_SCRATCH_REG0 + 4*(x) ) )
504
1da177e4
LT		 505#define RADEON_GEN_INT_CNTL 0x0040
506# define RADEON_CRTC_VBLANK_MASK (1 << 0)
ddbee333 507# define RADEON_CRTC2_VBLANK_MASK (1 << 9)
1da177e4
LT		 508# define RADEON_GUI_IDLE_INT_ENABLE (1 << 19)
509# define RADEON_SW_INT_ENABLE (1 << 25)
510
511#define RADEON_GEN_INT_STATUS 0x0044
512# define RADEON_CRTC_VBLANK_STAT (1 << 0)
513# define RADEON_CRTC_VBLANK_STAT_ACK (1 << 0)
ddbee333
DA		 514# define RADEON_CRTC2_VBLANK_STAT (1 << 9)
515# define RADEON_CRTC2_VBLANK_STAT_ACK (1 << 9)
1da177e4
LT		 516# define RADEON_GUI_IDLE_INT_TEST_ACK (1 << 19)
517# define RADEON_SW_INT_TEST (1 << 25)
518# define RADEON_SW_INT_TEST_ACK (1 << 25)
519# define RADEON_SW_INT_FIRE (1 << 26)
520
521#define RADEON_HOST_PATH_CNTL 0x0130
522# define RADEON_HDP_SOFT_RESET (1 << 26)
523# define RADEON_HDP_WC_TIMEOUT_MASK (7 << 28)
524# define RADEON_HDP_WC_TIMEOUT_28BCLK (7 << 28)
525
526#define RADEON_ISYNC_CNTL 0x1724
527# define RADEON_ISYNC_ANY2D_IDLE3D (1 << 0)
528# define RADEON_ISYNC_ANY3D_IDLE2D (1 << 1)
529# define RADEON_ISYNC_TRIG2D_IDLE3D (1 << 2)
530# define RADEON_ISYNC_TRIG3D_IDLE2D (1 << 3)
531# define RADEON_ISYNC_WAIT_IDLEGUI (1 << 4)
532# define RADEON_ISYNC_CPSCRATCH_IDLEGUI (1 << 5)
533
534#define RADEON_RBBM_GUICNTL 0x172c
535# define RADEON_HOST_DATA_SWAP_NONE (0 << 0)
536# define RADEON_HOST_DATA_SWAP_16BIT (1 << 0)
537# define RADEON_HOST_DATA_SWAP_32BIT (2 << 0)
538# define RADEON_HOST_DATA_SWAP_HDW (3 << 0)
539
540#define RADEON_MC_AGP_LOCATION 0x014c
541#define RADEON_MC_FB_LOCATION 0x0148
542#define RADEON_MCLK_CNTL 0x0012
543# define RADEON_FORCEON_MCLKA (1 << 16)
544# define RADEON_FORCEON_MCLKB (1 << 17)
545# define RADEON_FORCEON_YCLKA (1 << 18)
546# define RADEON_FORCEON_YCLKB (1 << 19)
547# define RADEON_FORCEON_MC (1 << 20)
548# define RADEON_FORCEON_AIC (1 << 21)
549
550#define RADEON_PP_BORDER_COLOR_0 0x1d40
551#define RADEON_PP_BORDER_COLOR_1 0x1d44
552#define RADEON_PP_BORDER_COLOR_2 0x1d48
553#define RADEON_PP_CNTL 0x1c38
554# define RADEON_SCISSOR_ENABLE (1 << 1)
555#define RADEON_PP_LUM_MATRIX 0x1d00
556#define RADEON_PP_MISC 0x1c14
557#define RADEON_PP_ROT_MATRIX_0 0x1d58
558#define RADEON_PP_TXFILTER_0 0x1c54
559#define RADEON_PP_TXOFFSET_0 0x1c5c
560#define RADEON_PP_TXFILTER_1 0x1c6c
561#define RADEON_PP_TXFILTER_2 0x1c84
562
563#define RADEON_RB2D_DSTCACHE_CTLSTAT 0x342c
564# define RADEON_RB2D_DC_FLUSH (3 << 0)
565# define RADEON_RB2D_DC_FREE (3 << 2)
566# define RADEON_RB2D_DC_FLUSH_ALL 0xf
567# define RADEON_RB2D_DC_BUSY (1 << 31)
568#define RADEON_RB3D_CNTL 0x1c3c
569# define RADEON_ALPHA_BLEND_ENABLE (1 << 0)
570# define RADEON_PLANE_MASK_ENABLE (1 << 1)
571# define RADEON_DITHER_ENABLE (1 << 2)
572# define RADEON_ROUND_ENABLE (1 << 3)
573# define RADEON_SCALE_DITHER_ENABLE (1 << 4)
574# define RADEON_DITHER_INIT (1 << 5)
575# define RADEON_ROP_ENABLE (1 << 6)
576# define RADEON_STENCIL_ENABLE (1 << 7)
577# define RADEON_Z_ENABLE (1 << 8)
578# define RADEON_ZBLOCK16 (1 << 15)
579#define RADEON_RB3D_DEPTHOFFSET 0x1c24
580#define RADEON_RB3D_DEPTHCLEARVALUE 0x3230
581#define RADEON_RB3D_DEPTHPITCH 0x1c28
582#define RADEON_RB3D_PLANEMASK 0x1d84
583#define RADEON_RB3D_STENCILREFMASK 0x1d7c
584#define RADEON_RB3D_ZCACHE_MODE 0x3250
585#define RADEON_RB3D_ZCACHE_CTLSTAT 0x3254
586# define RADEON_RB3D_ZC_FLUSH (1 << 0)
587# define RADEON_RB3D_ZC_FREE (1 << 2)
588# define RADEON_RB3D_ZC_FLUSH_ALL 0x5
589# define RADEON_RB3D_ZC_BUSY (1 << 31)
b9b603dd
MD		 590#define RADEON_RB3D_DSTCACHE_CTLSTAT 0x325c
591# define RADEON_RB3D_DC_FLUSH (3 << 0)
592# define RADEON_RB3D_DC_FREE (3 << 2)
593# define RADEON_RB3D_DC_FLUSH_ALL 0xf
594# define RADEON_RB3D_DC_BUSY (1 << 31)
1da177e4
LT		 595#define RADEON_RB3D_ZSTENCILCNTL 0x1c2c
596# define RADEON_Z_TEST_MASK (7 << 4)
597# define RADEON_Z_TEST_ALWAYS (7 << 4)
598# define RADEON_Z_HIERARCHY_ENABLE (1 << 8)
599# define RADEON_STENCIL_TEST_ALWAYS (7 << 12)
600# define RADEON_STENCIL_S_FAIL_REPLACE (2 << 16)
601# define RADEON_STENCIL_ZPASS_REPLACE (2 << 20)
602# define RADEON_STENCIL_ZFAIL_REPLACE (2 << 24)
603# define RADEON_Z_COMPRESSION_ENABLE (1 << 28)
604# define RADEON_FORCE_Z_DIRTY (1 << 29)
605# define RADEON_Z_WRITE_ENABLE (1 << 30)
606# define RADEON_Z_DECOMPRESSION_ENABLE (1 << 31)
607#define RADEON_RBBM_SOFT_RESET 0x00f0
608# define RADEON_SOFT_RESET_CP (1 << 0)
609# define RADEON_SOFT_RESET_HI (1 << 1)
610# define RADEON_SOFT_RESET_SE (1 << 2)
611# define RADEON_SOFT_RESET_RE (1 << 3)
612# define RADEON_SOFT_RESET_PP (1 << 4)
613# define RADEON_SOFT_RESET_E2 (1 << 5)
614# define RADEON_SOFT_RESET_RB (1 << 6)
615# define RADEON_SOFT_RESET_HDP (1 << 7)
616#define RADEON_RBBM_STATUS 0x0e40
617# define RADEON_RBBM_FIFOCNT_MASK 0x007f
618# define RADEON_RBBM_ACTIVE (1 << 31)
619#define RADEON_RE_LINE_PATTERN 0x1cd0
620#define RADEON_RE_MISC 0x26c4
621#define RADEON_RE_TOP_LEFT 0x26c0
622#define RADEON_RE_WIDTH_HEIGHT 0x1c44
623#define RADEON_RE_STIPPLE_ADDR 0x1cc8
624#define RADEON_RE_STIPPLE_DATA 0x1ccc
625
626#define RADEON_SCISSOR_TL_0 0x1cd8
627#define RADEON_SCISSOR_BR_0 0x1cdc
628#define RADEON_SCISSOR_TL_1 0x1ce0
629#define RADEON_SCISSOR_BR_1 0x1ce4
630#define RADEON_SCISSOR_TL_2 0x1ce8
631#define RADEON_SCISSOR_BR_2 0x1cec
632#define RADEON_SE_COORD_FMT 0x1c50
633#define RADEON_SE_CNTL 0x1c4c
634# define RADEON_FFACE_CULL_CW (0 << 0)
635# define RADEON_BFACE_SOLID (3 << 1)
636# define RADEON_FFACE_SOLID (3 << 3)
637# define RADEON_FLAT_SHADE_VTX_LAST (3 << 6)
638# define RADEON_DIFFUSE_SHADE_FLAT (1 << 8)
639# define RADEON_DIFFUSE_SHADE_GOURAUD (2 << 8)
640# define RADEON_ALPHA_SHADE_FLAT (1 << 10)
641# define RADEON_ALPHA_SHADE_GOURAUD (2 << 10)
642# define RADEON_SPECULAR_SHADE_FLAT (1 << 12)
643# define RADEON_SPECULAR_SHADE_GOURAUD (2 << 12)
644# define RADEON_FOG_SHADE_FLAT (1 << 14)
645# define RADEON_FOG_SHADE_GOURAUD (2 << 14)
646# define RADEON_VPORT_XY_XFORM_ENABLE (1 << 24)
647# define RADEON_VPORT_Z_XFORM_ENABLE (1 << 25)
648# define RADEON_VTX_PIX_CENTER_OGL (1 << 27)
649# define RADEON_ROUND_MODE_TRUNC (0 << 28)
650# define RADEON_ROUND_PREC_8TH_PIX (1 << 30)
651#define RADEON_SE_CNTL_STATUS 0x2140
652#define RADEON_SE_LINE_WIDTH 0x1db8
653#define RADEON_SE_VPORT_XSCALE 0x1d98
654#define RADEON_SE_ZBIAS_FACTOR 0x1db0
655#define RADEON_SE_TCL_MATERIAL_EMMISSIVE_RED 0x2210
656#define RADEON_SE_TCL_OUTPUT_VTX_FMT 0x2254
657#define RADEON_SE_TCL_VECTOR_INDX_REG 0x2200
658# define RADEON_VEC_INDX_OCTWORD_STRIDE_SHIFT 16
659# define RADEON_VEC_INDX_DWORD_COUNT_SHIFT 28
660#define RADEON_SE_TCL_VECTOR_DATA_REG 0x2204
661#define RADEON_SE_TCL_SCALAR_INDX_REG 0x2208
662# define RADEON_SCAL_INDX_DWORD_STRIDE_SHIFT 16
663#define RADEON_SE_TCL_SCALAR_DATA_REG 0x220C
664#define RADEON_SURFACE_ACCESS_FLAGS 0x0bf8
665#define RADEON_SURFACE_ACCESS_CLR 0x0bfc
666#define RADEON_SURFACE_CNTL 0x0b00
667# define RADEON_SURF_TRANSLATION_DIS (1 << 8)
668# define RADEON_NONSURF_AP0_SWP_MASK (3 << 20)
669# define RADEON_NONSURF_AP0_SWP_LITTLE (0 << 20)
670# define RADEON_NONSURF_AP0_SWP_BIG16 (1 << 20)
671# define RADEON_NONSURF_AP0_SWP_BIG32 (2 << 20)
672# define RADEON_NONSURF_AP1_SWP_MASK (3 << 22)
673# define RADEON_NONSURF_AP1_SWP_LITTLE (0 << 22)
674# define RADEON_NONSURF_AP1_SWP_BIG16 (1 << 22)
675# define RADEON_NONSURF_AP1_SWP_BIG32 (2 << 22)
676#define RADEON_SURFACE0_INFO 0x0b0c
677# define RADEON_SURF_PITCHSEL_MASK (0x1ff << 0)
678# define RADEON_SURF_TILE_MODE_MASK (3 << 16)
679# define RADEON_SURF_TILE_MODE_MACRO (0 << 16)
680# define RADEON_SURF_TILE_MODE_MICRO (1 << 16)
681# define RADEON_SURF_TILE_MODE_32BIT_Z (2 << 16)
682# define RADEON_SURF_TILE_MODE_16BIT_Z (3 << 16)
683#define RADEON_SURFACE0_LOWER_BOUND 0x0b04
684#define RADEON_SURFACE0_UPPER_BOUND 0x0b08
685# define RADEON_SURF_ADDRESS_FIXED_MASK (0x3ff << 0)
686#define RADEON_SURFACE1_INFO 0x0b1c
687#define RADEON_SURFACE1_LOWER_BOUND 0x0b14
688#define RADEON_SURFACE1_UPPER_BOUND 0x0b18
689#define RADEON_SURFACE2_INFO 0x0b2c
690#define RADEON_SURFACE2_LOWER_BOUND 0x0b24
691#define RADEON_SURFACE2_UPPER_BOUND 0x0b28
692#define RADEON_SURFACE3_INFO 0x0b3c
693#define RADEON_SURFACE3_LOWER_BOUND 0x0b34
694#define RADEON_SURFACE3_UPPER_BOUND 0x0b38
695#define RADEON_SURFACE4_INFO 0x0b4c
696#define RADEON_SURFACE4_LOWER_BOUND 0x0b44
697#define RADEON_SURFACE4_UPPER_BOUND 0x0b48
698#define RADEON_SURFACE5_INFO 0x0b5c
699#define RADEON_SURFACE5_LOWER_BOUND 0x0b54
700#define RADEON_SURFACE5_UPPER_BOUND 0x0b58
701#define RADEON_SURFACE6_INFO 0x0b6c
702#define RADEON_SURFACE6_LOWER_BOUND 0x0b64
703#define RADEON_SURFACE6_UPPER_BOUND 0x0b68
704#define RADEON_SURFACE7_INFO 0x0b7c
705#define RADEON_SURFACE7_LOWER_BOUND 0x0b74
706#define RADEON_SURFACE7_UPPER_BOUND 0x0b78
707#define RADEON_SW_SEMAPHORE 0x013c
708
709#define RADEON_WAIT_UNTIL 0x1720
710# define RADEON_WAIT_CRTC_PFLIP (1 << 0)
d985c108
DA		 711# define RADEON_WAIT_2D_IDLE (1 << 14)
712# define RADEON_WAIT_3D_IDLE (1 << 15)
1da177e4
LT		 713# define RADEON_WAIT_2D_IDLECLEAN (1 << 16)
714# define RADEON_WAIT_3D_IDLECLEAN (1 << 17)
715# define RADEON_WAIT_HOST_IDLECLEAN (1 << 18)
716
717#define RADEON_RB3D_ZMASKOFFSET 0x3234
718#define RADEON_RB3D_ZSTENCILCNTL 0x1c2c
719# define RADEON_DEPTH_FORMAT_16BIT_INT_Z (0 << 0)
720# define RADEON_DEPTH_FORMAT_24BIT_INT_Z (2 << 0)
721
1da177e4
LT		 722/* CP registers */
723#define RADEON_CP_ME_RAM_ADDR 0x07d4
724#define RADEON_CP_ME_RAM_RADDR 0x07d8
725#define RADEON_CP_ME_RAM_DATAH 0x07dc
726#define RADEON_CP_ME_RAM_DATAL 0x07e0
727
728#define RADEON_CP_RB_BASE 0x0700
729#define RADEON_CP_RB_CNTL 0x0704
730# define RADEON_BUF_SWAP_32BIT (2 << 16)
ae1b1a48 731# define RADEON_RB_NO_UPDATE (1 << 27)
1da177e4
LT		 732#define RADEON_CP_RB_RPTR_ADDR 0x070c
733#define RADEON_CP_RB_RPTR 0x0710
734#define RADEON_CP_RB_WPTR 0x0714
735
736#define RADEON_CP_RB_WPTR_DELAY 0x0718
737# define RADEON_PRE_WRITE_TIMER_SHIFT 0
738# define RADEON_PRE_WRITE_LIMIT_SHIFT 23
739
740#define RADEON_CP_IB_BASE 0x0738
741
742#define RADEON_CP_CSQ_CNTL 0x0740
743# define RADEON_CSQ_CNT_PRIMARY_MASK (0xff << 0)
744# define RADEON_CSQ_PRIDIS_INDDIS (0 << 28)
745# define RADEON_CSQ_PRIPIO_INDDIS (1 << 28)
746# define RADEON_CSQ_PRIBM_INDDIS (2 << 28)
747# define RADEON_CSQ_PRIPIO_INDBM (3 << 28)
748# define RADEON_CSQ_PRIBM_INDBM (4 << 28)
749# define RADEON_CSQ_PRIPIO_INDPIO (15 << 28)
750
751#define RADEON_AIC_CNTL 0x01d0
752# define RADEON_PCIGART_TRANSLATE_EN (1 << 0)
753#define RADEON_AIC_STAT 0x01d4
754#define RADEON_AIC_PT_BASE 0x01d8
755#define RADEON_AIC_LO_ADDR 0x01dc
756#define RADEON_AIC_HI_ADDR 0x01e0
757#define RADEON_AIC_TLB_ADDR 0x01e4
758#define RADEON_AIC_TLB_DATA 0x01e8
759
760/* CP command packets */
761#define RADEON_CP_PACKET0 0x00000000
762# define RADEON_ONE_REG_WR (1 << 15)
763#define RADEON_CP_PACKET1 0x40000000
764#define RADEON_CP_PACKET2 0x80000000
765#define RADEON_CP_PACKET3 0xC0000000
414ed537
DA		 766# define RADEON_CP_NOP 0x00001000
767# define RADEON_CP_NEXT_CHAR 0x00001900
768# define RADEON_CP_PLY_NEXTSCAN 0x00001D00
769# define RADEON_CP_SET_SCISSORS 0x00001E00
b5e89ed5 770 /* GEN_INDX_PRIM is unsupported starting with R300 */
1da177e4
LT		 771# define RADEON_3D_RNDR_GEN_INDX_PRIM 0x00002300
772# define RADEON_WAIT_FOR_IDLE 0x00002600
773# define RADEON_3D_DRAW_VBUF 0x00002800
774# define RADEON_3D_DRAW_IMMD 0x00002900
775# define RADEON_3D_DRAW_INDX 0x00002A00
414ed537 776# define RADEON_CP_LOAD_PALETTE 0x00002C00
1da177e4
LT		 777# define RADEON_3D_LOAD_VBPNTR 0x00002F00
778# define RADEON_MPEG_IDCT_MACROBLOCK 0x00003000
779# define RADEON_MPEG_IDCT_MACROBLOCK_REV 0x00003100
780# define RADEON_3D_CLEAR_ZMASK 0x00003200
414ed537
DA		 781# define RADEON_CP_INDX_BUFFER 0x00003300
782# define RADEON_CP_3D_DRAW_VBUF_2 0x00003400
783# define RADEON_CP_3D_DRAW_IMMD_2 0x00003500
784# define RADEON_CP_3D_DRAW_INDX_2 0x00003600
1da177e4 785# define RADEON_3D_CLEAR_HIZ 0x00003700
414ed537 786# define RADEON_CP_3D_CLEAR_CMASK 0x00003802
1da177e4
LT		 787# define RADEON_CNTL_HOSTDATA_BLT 0x00009400
788# define RADEON_CNTL_PAINT_MULTI 0x00009A00
789# define RADEON_CNTL_BITBLT_MULTI 0x00009B00
790# define RADEON_CNTL_SET_SCISSORS 0xC0001E00
791
792#define RADEON_CP_PACKET_MASK 0xC0000000
793#define RADEON_CP_PACKET_COUNT_MASK 0x3fff0000
794#define RADEON_CP_PACKET0_REG_MASK 0x000007ff
795#define RADEON_CP_PACKET1_REG0_MASK 0x000007ff
796#define RADEON_CP_PACKET1_REG1_MASK 0x003ff800
797
798#define RADEON_VTX_Z_PRESENT (1 << 31)
799#define RADEON_VTX_PKCOLOR_PRESENT (1 << 3)
800
801#define RADEON_PRIM_TYPE_NONE (0 << 0)
802#define RADEON_PRIM_TYPE_POINT (1 << 0)
803#define RADEON_PRIM_TYPE_LINE (2 << 0)
804#define RADEON_PRIM_TYPE_LINE_STRIP (3 << 0)
805#define RADEON_PRIM_TYPE_TRI_LIST (4 << 0)
806#define RADEON_PRIM_TYPE_TRI_FAN (5 << 0)
807#define RADEON_PRIM_TYPE_TRI_STRIP (6 << 0)
808#define RADEON_PRIM_TYPE_TRI_TYPE2 (7 << 0)
809#define RADEON_PRIM_TYPE_RECT_LIST (8 << 0)
810#define RADEON_PRIM_TYPE_3VRT_POINT_LIST (9 << 0)
811#define RADEON_PRIM_TYPE_3VRT_LINE_LIST (10 << 0)
812#define RADEON_PRIM_TYPE_MASK 0xf
813#define RADEON_PRIM_WALK_IND (1 << 4)
814#define RADEON_PRIM_WALK_LIST (2 << 4)
815#define RADEON_PRIM_WALK_RING (3 << 4)
816#define RADEON_COLOR_ORDER_BGRA (0 << 6)
817#define RADEON_COLOR_ORDER_RGBA (1 << 6)
818#define RADEON_MAOS_ENABLE (1 << 7)
819#define RADEON_VTX_FMT_R128_MODE (0 << 8)
820#define RADEON_VTX_FMT_RADEON_MODE (1 << 8)
821#define RADEON_NUM_VERTICES_SHIFT 16
822
823#define RADEON_COLOR_FORMAT_CI8 2
824#define RADEON_COLOR_FORMAT_ARGB1555 3
825#define RADEON_COLOR_FORMAT_RGB565 4
826#define RADEON_COLOR_FORMAT_ARGB8888 6
827#define RADEON_COLOR_FORMAT_RGB332 7
828#define RADEON_COLOR_FORMAT_RGB8 9
829#define RADEON_COLOR_FORMAT_ARGB4444 15
830
831#define RADEON_TXFORMAT_I8 0
832#define RADEON_TXFORMAT_AI88 1
833#define RADEON_TXFORMAT_RGB332 2
834#define RADEON_TXFORMAT_ARGB1555 3
835#define RADEON_TXFORMAT_RGB565 4
836#define RADEON_TXFORMAT_ARGB4444 5
837#define RADEON_TXFORMAT_ARGB8888 6
838#define RADEON_TXFORMAT_RGBA8888 7
839#define RADEON_TXFORMAT_Y8 8
840#define RADEON_TXFORMAT_VYUY422 10
841#define RADEON_TXFORMAT_YVYU422 11
842#define RADEON_TXFORMAT_DXT1 12
843#define RADEON_TXFORMAT_DXT23 14
844#define RADEON_TXFORMAT_DXT45 15
845
846#define R200_PP_TXCBLEND_0 0x2f00
847#define R200_PP_TXCBLEND_1 0x2f10
848#define R200_PP_TXCBLEND_2 0x2f20
849#define R200_PP_TXCBLEND_3 0x2f30
850#define R200_PP_TXCBLEND_4 0x2f40
851#define R200_PP_TXCBLEND_5 0x2f50
852#define R200_PP_TXCBLEND_6 0x2f60
853#define R200_PP_TXCBLEND_7 0x2f70
b5e89ed5 854#define R200_SE_TCL_LIGHT_MODEL_CTL_0 0x2268
1da177e4
LT		 855#define R200_PP_TFACTOR_0 0x2ee0
856#define R200_SE_VTX_FMT_0 0x2088
857#define R200_SE_VAP_CNTL 0x2080
858#define R200_SE_TCL_MATRIX_SEL_0 0x2230
b5e89ed5
DA		 859#define R200_SE_TCL_TEX_PROC_CTL_2 0x22a8
860#define R200_SE_TCL_UCP_VERT_BLEND_CTL 0x22c0
861#define R200_PP_TXFILTER_5 0x2ca0
862#define R200_PP_TXFILTER_4 0x2c80
863#define R200_PP_TXFILTER_3 0x2c60
864#define R200_PP_TXFILTER_2 0x2c40
865#define R200_PP_TXFILTER_1 0x2c20
866#define R200_PP_TXFILTER_0 0x2c00
1da177e4
LT		 867#define R200_PP_TXOFFSET_5 0x2d78
868#define R200_PP_TXOFFSET_4 0x2d60
869#define R200_PP_TXOFFSET_3 0x2d48
870#define R200_PP_TXOFFSET_2 0x2d30
871#define R200_PP_TXOFFSET_1 0x2d18
872#define R200_PP_TXOFFSET_0 0x2d00
873
874#define R200_PP_CUBIC_FACES_0 0x2c18
875#define R200_PP_CUBIC_FACES_1 0x2c38
876#define R200_PP_CUBIC_FACES_2 0x2c58
877#define R200_PP_CUBIC_FACES_3 0x2c78
878#define R200_PP_CUBIC_FACES_4 0x2c98
879#define R200_PP_CUBIC_FACES_5 0x2cb8
880#define R200_PP_CUBIC_OFFSET_F1_0 0x2d04
881#define R200_PP_CUBIC_OFFSET_F2_0 0x2d08
882#define R200_PP_CUBIC_OFFSET_F3_0 0x2d0c
883#define R200_PP_CUBIC_OFFSET_F4_0 0x2d10
884#define R200_PP_CUBIC_OFFSET_F5_0 0x2d14
885#define R200_PP_CUBIC_OFFSET_F1_1 0x2d1c
886#define R200_PP_CUBIC_OFFSET_F2_1 0x2d20
887#define R200_PP_CUBIC_OFFSET_F3_1 0x2d24
888#define R200_PP_CUBIC_OFFSET_F4_1 0x2d28
889#define R200_PP_CUBIC_OFFSET_F5_1 0x2d2c
890#define R200_PP_CUBIC_OFFSET_F1_2 0x2d34
891#define R200_PP_CUBIC_OFFSET_F2_2 0x2d38
892#define R200_PP_CUBIC_OFFSET_F3_2 0x2d3c
893#define R200_PP_CUBIC_OFFSET_F4_2 0x2d40
894#define R200_PP_CUBIC_OFFSET_F5_2 0x2d44
895#define R200_PP_CUBIC_OFFSET_F1_3 0x2d4c
896#define R200_PP_CUBIC_OFFSET_F2_3 0x2d50
897#define R200_PP_CUBIC_OFFSET_F3_3 0x2d54
898#define R200_PP_CUBIC_OFFSET_F4_3 0x2d58
899#define R200_PP_CUBIC_OFFSET_F5_3 0x2d5c
900#define R200_PP_CUBIC_OFFSET_F1_4 0x2d64
901#define R200_PP_CUBIC_OFFSET_F2_4 0x2d68
902#define R200_PP_CUBIC_OFFSET_F3_4 0x2d6c
903#define R200_PP_CUBIC_OFFSET_F4_4 0x2d70
904#define R200_PP_CUBIC_OFFSET_F5_4 0x2d74
905#define R200_PP_CUBIC_OFFSET_F1_5 0x2d7c
906#define R200_PP_CUBIC_OFFSET_F2_5 0x2d80
907#define R200_PP_CUBIC_OFFSET_F3_5 0x2d84
908#define R200_PP_CUBIC_OFFSET_F4_5 0x2d88
909#define R200_PP_CUBIC_OFFSET_F5_5 0x2d8c
910
911#define R200_RE_AUX_SCISSOR_CNTL 0x26f0
912#define R200_SE_VTE_CNTL 0x20b0
913#define R200_SE_TCL_OUTPUT_VTX_COMP_SEL 0x2250
914#define R200_PP_TAM_DEBUG3 0x2d9c
915#define R200_PP_CNTL_X 0x2cc4
916#define R200_SE_VAP_CNTL_STATUS 0x2140
917#define R200_RE_SCISSOR_TL_0 0x1cd8
918#define R200_RE_SCISSOR_TL_1 0x1ce0
919#define R200_RE_SCISSOR_TL_2 0x1ce8
b5e89ed5 920#define R200_RB3D_DEPTHXY_OFFSET 0x1d60
1da177e4
LT		 921#define R200_RE_AUX_SCISSOR_CNTL 0x26f0
922#define R200_SE_VTX_STATE_CNTL 0x2180
923#define R200_RE_POINTSIZE 0x2648
924#define R200_SE_TCL_INPUT_VTX_VECTOR_ADDR_0 0x2254
925
b5e89ed5 926#define RADEON_PP_TEX_SIZE_0 0x1d04 /* NPOT */
1da177e4
LT		 927#define RADEON_PP_TEX_SIZE_1 0x1d0c
928#define RADEON_PP_TEX_SIZE_2 0x1d14
929
930#define RADEON_PP_CUBIC_FACES_0 0x1d24
931#define RADEON_PP_CUBIC_FACES_1 0x1d28
932#define RADEON_PP_CUBIC_FACES_2 0x1d2c
933#define RADEON_PP_CUBIC_OFFSET_T0_0 0x1dd0 /* bits [31:5] */
934#define RADEON_PP_CUBIC_OFFSET_T1_0 0x1e00
935#define RADEON_PP_CUBIC_OFFSET_T2_0 0x1e14
936
f2a2279f
DA		 937#define RADEON_SE_TCL_STATE_FLUSH 0x2284
938
1da177e4
LT		 939#define SE_VAP_CNTL__TCL_ENA_MASK 0x00000001
940#define SE_VAP_CNTL__FORCE_W_TO_ONE_MASK 0x00010000
941#define SE_VAP_CNTL__VF_MAX_VTX_NUM__SHIFT 0x00000012
942#define SE_VTE_CNTL__VTX_XY_FMT_MASK 0x00000100
943#define SE_VTE_CNTL__VTX_Z_FMT_MASK 0x00000200
944#define SE_VTX_FMT_0__VTX_Z0_PRESENT_MASK 0x00000001
945#define SE_VTX_FMT_0__VTX_W0_PRESENT_MASK 0x00000002
946#define SE_VTX_FMT_0__VTX_COLOR_0_FMT__SHIFT 0x0000000b
947#define R200_3D_DRAW_IMMD_2 0xC0003500
948#define R200_SE_VTX_FMT_1 0x208c
b5e89ed5 949#define R200_RE_CNTL 0x1c50
1da177e4
LT		 950
951#define R200_RB3D_BLENDCOLOR 0x3218
952
953#define R200_SE_TCL_POINT_SPRITE_CNTL 0x22c4
954
955#define R200_PP_TRI_PERF 0x2cf8
956
9d17601c 957#define R200_PP_AFS_0 0x2f80
b5e89ed5 958#define R200_PP_AFS_1 0x2f00 /* same as txcblend_0 */
9d17601c 959
d6fece05
DA		 960#define R200_VAP_PVS_CNTL_1 0x22D0
961
1da177e4
LT		 962/* Constants */
963#define RADEON_MAX_USEC_TIMEOUT 100000 /* 100 ms */
964
965#define RADEON_LAST_FRAME_REG RADEON_SCRATCH_REG0
966#define RADEON_LAST_DISPATCH_REG RADEON_SCRATCH_REG1
967#define RADEON_LAST_CLEAR_REG RADEON_SCRATCH_REG2
968#define RADEON_LAST_SWI_REG RADEON_SCRATCH_REG3
969#define RADEON_LAST_DISPATCH 1
970
971#define RADEON_MAX_VB_AGE 0x7fffffff
972#define RADEON_MAX_VB_VERTS (0xffff)
973
974#define RADEON_RING_HIGH_MARK 128
975
ea98a92f
DA		 976#define RADEON_PCIGART_TABLE_SIZE (32*1024)
977
1da177e4
LT		 978#define RADEON_READ(reg) DRM_READ32( dev_priv->mmio, (reg) )
979#define RADEON_WRITE(reg,val) DRM_WRITE32( dev_priv->mmio, (reg), (val) )
980#define RADEON_READ8(reg) DRM_READ8( dev_priv->mmio, (reg) )
981#define RADEON_WRITE8(reg,val) DRM_WRITE8( dev_priv->mmio, (reg), (val) )
982
983#define RADEON_WRITE_PLL( addr, val ) \
984do { \
985 RADEON_WRITE8( RADEON_CLOCK_CNTL_INDEX, \
986 ((addr) & 0x1f) | RADEON_PLL_WR_EN ); \
987 RADEON_WRITE( RADEON_CLOCK_CNTL_DATA, (val) ); \
988} while (0)
989
f2b04cd2
DA		 990#define RADEON_WRITE_IGPGART( addr, val ) \
991do { \
992 RADEON_WRITE( RADEON_IGPGART_INDEX, \
993 ((addr) & 0x7f) | (1 << 8)); \
994 RADEON_WRITE( RADEON_IGPGART_DATA, (val) ); \
995 RADEON_WRITE( RADEON_IGPGART_INDEX, 0x7f ); \
996} while (0)
997
ea98a92f
DA		 998#define RADEON_WRITE_PCIE( addr, val ) \
999do { \
1000 RADEON_WRITE8( RADEON_PCIE_INDEX, \
1001 ((addr) & 0xff)); \
1002 RADEON_WRITE( RADEON_PCIE_DATA, (val) ); \
1003} while (0)
1004
1da177e4
LT		 1005#define CP_PACKET0( reg, n ) \
1006 (RADEON_CP_PACKET0 | ((n) << 16) | ((reg) >> 2))
1007#define CP_PACKET0_TABLE( reg, n ) \
1008 (RADEON_CP_PACKET0 | RADEON_ONE_REG_WR | ((n) << 16) | ((reg) >> 2))
1009#define CP_PACKET1( reg0, reg1 ) \
1010 (RADEON_CP_PACKET1 | (((reg1) >> 2) << 15) | ((reg0) >> 2))
1011#define CP_PACKET2() \
1012 (RADEON_CP_PACKET2)
1013#define CP_PACKET3( pkt, n ) \
1014 (RADEON_CP_PACKET3 | (pkt) | ((n) << 16))
1015
1da177e4
LT		 1016/* ================================================================
1017 * Engine control helper macros
1018 */
1019
1020#define RADEON_WAIT_UNTIL_2D_IDLE() do { \
1021 OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \
1022 OUT_RING( (RADEON_WAIT_2D_IDLECLEAN | \
1023 RADEON_WAIT_HOST_IDLECLEAN) ); \
1024} while (0)
1025
1026#define RADEON_WAIT_UNTIL_3D_IDLE() do { \
1027 OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \
1028 OUT_RING( (RADEON_WAIT_3D_IDLECLEAN | \
1029 RADEON_WAIT_HOST_IDLECLEAN) ); \
1030} while (0)
1031
1032#define RADEON_WAIT_UNTIL_IDLE() do { \
1033 OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \
1034 OUT_RING( (RADEON_WAIT_2D_IDLECLEAN | \
1035 RADEON_WAIT_3D_IDLECLEAN | \
1036 RADEON_WAIT_HOST_IDLECLEAN) ); \
1037} while (0)
1038
1039#define RADEON_WAIT_UNTIL_PAGE_FLIPPED() do { \
1040 OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \
1041 OUT_RING( RADEON_WAIT_CRTC_PFLIP ); \
1042} while (0)
1043
1044#define RADEON_FLUSH_CACHE() do { \
b9b603dd 1045 OUT_RING( CP_PACKET0( RADEON_RB3D_DSTCACHE_CTLSTAT, 0 ) ); \
b15ec368 1046 OUT_RING( RADEON_RB3D_DC_FLUSH ); \
1da177e4
LT		 1047} while (0)
1048
1049#define RADEON_PURGE_CACHE() do { \
b9b603dd 1050 OUT_RING( CP_PACKET0( RADEON_RB3D_DSTCACHE_CTLSTAT, 0 ) ); \
b15ec368 1051 OUT_RING( RADEON_RB3D_DC_FLUSH_ALL ); \
1da177e4
LT		 1052} while (0)
1053
1054#define RADEON_FLUSH_ZCACHE() do { \
1055 OUT_RING( CP_PACKET0( RADEON_RB3D_ZCACHE_CTLSTAT, 0 ) ); \
1056 OUT_RING( RADEON_RB3D_ZC_FLUSH ); \
1057} while (0)
1058
1059#define RADEON_PURGE_ZCACHE() do { \
1060 OUT_RING( CP_PACKET0( RADEON_RB3D_ZCACHE_CTLSTAT, 0 ) ); \
1061 OUT_RING( RADEON_RB3D_ZC_FLUSH_ALL ); \
1062} while (0)
1063
1da177e4
LT		 1064/* ================================================================
1065 * Misc helper macros
1066 */
1067
b5e89ed5 1068/* Perfbox functionality only.
1da177e4
LT		 1069 */
1070#define RING_SPACE_TEST_WITH_RETURN( dev_priv ) \
1071do { \
1072 if (!(dev_priv->stats.boxes & RADEON_BOX_DMA_IDLE)) { \
1073 u32 head = GET_RING_HEAD( dev_priv ); \
1074 if (head == dev_priv->ring.tail) \
1075 dev_priv->stats.boxes |= RADEON_BOX_DMA_IDLE; \
1076 } \
1077} while (0)
1078
1079#define VB_AGE_TEST_WITH_RETURN( dev_priv ) \
1080do { \
1081 drm_radeon_sarea_t *sarea_priv = dev_priv->sarea_priv; \
1082 if ( sarea_priv->last_dispatch >= RADEON_MAX_VB_AGE ) { \
1083 int __ret = radeon_do_cp_idle( dev_priv ); \
1084 if ( __ret ) return __ret; \
1085 sarea_priv->last_dispatch = 0; \
1086 radeon_freelist_reset( dev ); \
1087 } \
1088} while (0)
1089
1090#define RADEON_DISPATCH_AGE( age ) do { \
1091 OUT_RING( CP_PACKET0( RADEON_LAST_DISPATCH_REG, 0 ) ); \
1092 OUT_RING( age ); \
1093} while (0)
1094
1095#define RADEON_FRAME_AGE( age ) do { \
1096 OUT_RING( CP_PACKET0( RADEON_LAST_FRAME_REG, 0 ) ); \
1097 OUT_RING( age ); \
1098} while (0)
1099
1100#define RADEON_CLEAR_AGE( age ) do { \
1101 OUT_RING( CP_PACKET0( RADEON_LAST_CLEAR_REG, 0 ) ); \
1102 OUT_RING( age ); \
1103} while (0)
1104
1da177e4
LT		 1105/* ================================================================
1106 * Ring control
1107 */
1108
1109#define RADEON_VERBOSE 0
1110
1111#define RING_LOCALS int write, _nr; unsigned int mask; u32 *ring;
1112
1113#define BEGIN_RING( n ) do { \
1114 if ( RADEON_VERBOSE ) { \
1115 DRM_INFO( "BEGIN_RING( %d ) in %s\n", \
1116 n, __FUNCTION__ ); \
1117 } \
1118 if ( dev_priv->ring.space <= (n) * sizeof(u32) ) { \
1119 COMMIT_RING(); \
1120 radeon_wait_ring( dev_priv, (n) * sizeof(u32) ); \
1121 } \
1122 _nr = n; dev_priv->ring.space -= (n) * sizeof(u32); \
1123 ring = dev_priv->ring.start; \
1124 write = dev_priv->ring.tail; \
1125 mask = dev_priv->ring.tail_mask; \
1126} while (0)
1127
1128#define ADVANCE_RING() do { \
1129 if ( RADEON_VERBOSE ) { \
1130 DRM_INFO( "ADVANCE_RING() wr=0x%06x tail=0x%06x\n", \
1131 write, dev_priv->ring.tail ); \
1132 } \
1133 if (((dev_priv->ring.tail + _nr) & mask) != write) { \
1134 DRM_ERROR( \
1135 "ADVANCE_RING(): mismatch: nr: %x write: %x line: %d\n", \
1136 ((dev_priv->ring.tail + _nr) & mask), \
1137 write, __LINE__); \
1138 } else \
1139 dev_priv->ring.tail = write; \
1140} while (0)
1141
1142#define COMMIT_RING() do { \
1143 /* Flush writes to ring */ \
1144 DRM_MEMORYBARRIER(); \
1145 GET_RING_HEAD( dev_priv ); \
1146 RADEON_WRITE( RADEON_CP_RB_WPTR, dev_priv->ring.tail ); \
1147 /* read from PCI bus to ensure correct posting */ \
1148 RADEON_READ( RADEON_CP_RB_RPTR ); \
1149} while (0)
1150
1151#define OUT_RING( x ) do { \
1152 if ( RADEON_VERBOSE ) { \
1153 DRM_INFO( " OUT_RING( 0x%08x ) at 0x%x\n", \
1154 (unsigned int)(x), write ); \
1155 } \
1156 ring[write++] = (x); \
1157 write &= mask; \
1158} while (0)
1159
1160#define OUT_RING_REG( reg, val ) do { \
1161 OUT_RING( CP_PACKET0( reg, 0 ) ); \
1162 OUT_RING( val ); \
1163} while (0)
1164
1da177e4
LT		 1165#define OUT_RING_TABLE( tab, sz ) do { \
1166 int _size = (sz); \
1167 int *_tab = (int *)(tab); \
1168 \
1169 if (write + _size > mask) { \
1170 int _i = (mask+1) - write; \
1171 _size -= _i; \
1172 while (_i > 0 ) { \
1173 *(int *)(ring + write) = *_tab++; \
1174 write++; \
1175 _i--; \
1176 } \
1177 write = 0; \
1178 _tab += _i; \
1179 } \
1da177e4
LT		 1180 while (_size > 0) { \
1181 *(ring + write) = *_tab++; \
1182 write++; \
1183 _size--; \
1184 } \
1185 write &= mask; \
1186} while (0)
1187
b5e89ed5 1188#endif /* __RADEON_DRV_H__ */
Linux kernel - Deliverables
This page took 0.227687 seconds and 5 git commands to generate.