Commit | Line | Data |
---|---|---|
9c4a7965 KP |
1 | /* |
2 | * Freescale SEC (talitos) device register and descriptor header defines | |
3 | * | |
4 | * Copyright (c) 2006-2008 Freescale Semiconductor, Inc. | |
5 | * | |
6 | * Redistribution and use in source and binary forms, with or without | |
7 | * modification, are permitted provided that the following conditions | |
8 | * are met: | |
9 | * | |
10 | * 1. Redistributions of source code must retain the above copyright | |
11 | * notice, this list of conditions and the following disclaimer. | |
12 | * 2. Redistributions in binary form must reproduce the above copyright | |
13 | * notice, this list of conditions and the following disclaimer in the | |
14 | * documentation and/or other materials provided with the distribution. | |
15 | * 3. The name of the author may not be used to endorse or promote products | |
16 | * derived from this software without specific prior written permission. | |
17 | * | |
18 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR | |
19 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES | |
20 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. | |
21 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, | |
22 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT | |
23 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, | |
24 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY | |
25 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT | |
26 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF | |
27 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
28 | * | |
29 | */ | |
30 | ||
31 | /* | |
32 | * TALITOS_xxx_LO addresses point to the low data bits (32-63) of the register | |
33 | */ | |
34 | ||
35 | /* global register offset addresses */ | |
36 | #define TALITOS_MCR 0x1030 /* master control register */ | |
37 | #define TALITOS_MCR_LO 0x1038 | |
38 | #define TALITOS_MCR_SWR 0x1 /* s/w reset */ | |
39 | #define TALITOS_IMR 0x1008 /* interrupt mask register */ | |
1c2e8811 LN |
40 | #define TALITOS_IMR_INIT 0x100ff /* enable channel IRQs */ |
41 | #define TALITOS_IMR_DONE 0x00055 /* done IRQs */ | |
9c4a7965 KP |
42 | #define TALITOS_IMR_LO 0x100C |
43 | #define TALITOS_IMR_LO_INIT 0x20000 /* allow RNGU error IRQs */ | |
44 | #define TALITOS_ISR 0x1010 /* interrupt status register */ | |
45 | #define TALITOS_ISR_CHERR 0xaa /* channel errors mask */ | |
46 | #define TALITOS_ISR_CHDONE 0x55 /* channel done mask */ | |
47 | #define TALITOS_ISR_LO 0x1014 | |
48 | #define TALITOS_ICR 0x1018 /* interrupt clear register */ | |
49 | #define TALITOS_ICR_LO 0x101C | |
50 | ||
51 | /* channel register address stride */ | |
52 | #define TALITOS_CH_STRIDE 0x100 | |
53 | ||
54 | /* channel configuration register */ | |
55 | #define TALITOS_CCCR(ch) (ch * TALITOS_CH_STRIDE + 0x1108) | |
56 | #define TALITOS_CCCR_CONT 0x2 /* channel continue */ | |
57 | #define TALITOS_CCCR_RESET 0x1 /* channel reset */ | |
58 | #define TALITOS_CCCR_LO(ch) (ch * TALITOS_CH_STRIDE + 0x110c) | |
fe5720e2 | 59 | #define TALITOS_CCCR_LO_IWSE 0x80 /* chan. ICCR writeback enab. */ |
81eb024c | 60 | #define TALITOS_CCCR_LO_EAE 0x20 /* extended address enable */ |
9c4a7965 KP |
61 | #define TALITOS_CCCR_LO_CDWE 0x10 /* chan. done writeback enab. */ |
62 | #define TALITOS_CCCR_LO_NT 0x4 /* notification type */ | |
63 | #define TALITOS_CCCR_LO_CDIE 0x2 /* channel done IRQ enable */ | |
64 | ||
65 | /* CCPSR: channel pointer status register */ | |
66 | #define TALITOS_CCPSR(ch) (ch * TALITOS_CH_STRIDE + 0x1110) | |
67 | #define TALITOS_CCPSR_LO(ch) (ch * TALITOS_CH_STRIDE + 0x1114) | |
68 | #define TALITOS_CCPSR_LO_DOF 0x8000 /* double FF write oflow error */ | |
69 | #define TALITOS_CCPSR_LO_SOF 0x4000 /* single FF write oflow error */ | |
70 | #define TALITOS_CCPSR_LO_MDTE 0x2000 /* master data transfer error */ | |
71 | #define TALITOS_CCPSR_LO_SGDLZ 0x1000 /* s/g data len zero error */ | |
72 | #define TALITOS_CCPSR_LO_FPZ 0x0800 /* fetch ptr zero error */ | |
73 | #define TALITOS_CCPSR_LO_IDH 0x0400 /* illegal desc hdr error */ | |
74 | #define TALITOS_CCPSR_LO_IEU 0x0200 /* invalid EU error */ | |
75 | #define TALITOS_CCPSR_LO_EU 0x0100 /* EU error detected */ | |
76 | #define TALITOS_CCPSR_LO_GB 0x0080 /* gather boundary error */ | |
77 | #define TALITOS_CCPSR_LO_GRL 0x0040 /* gather return/length error */ | |
78 | #define TALITOS_CCPSR_LO_SB 0x0020 /* scatter boundary error */ | |
79 | #define TALITOS_CCPSR_LO_SRL 0x0010 /* scatter return/length error */ | |
80 | ||
81 | /* channel fetch fifo register */ | |
82 | #define TALITOS_FF(ch) (ch * TALITOS_CH_STRIDE + 0x1148) | |
83 | #define TALITOS_FF_LO(ch) (ch * TALITOS_CH_STRIDE + 0x114c) | |
84 | ||
85 | /* current descriptor pointer register */ | |
86 | #define TALITOS_CDPR(ch) (ch * TALITOS_CH_STRIDE + 0x1140) | |
87 | #define TALITOS_CDPR_LO(ch) (ch * TALITOS_CH_STRIDE + 0x1144) | |
88 | ||
89 | /* descriptor buffer register */ | |
90 | #define TALITOS_DESCBUF(ch) (ch * TALITOS_CH_STRIDE + 0x1180) | |
91 | #define TALITOS_DESCBUF_LO(ch) (ch * TALITOS_CH_STRIDE + 0x1184) | |
92 | ||
93 | /* gather link table */ | |
94 | #define TALITOS_GATHER(ch) (ch * TALITOS_CH_STRIDE + 0x11c0) | |
95 | #define TALITOS_GATHER_LO(ch) (ch * TALITOS_CH_STRIDE + 0x11c4) | |
96 | ||
97 | /* scatter link table */ | |
98 | #define TALITOS_SCATTER(ch) (ch * TALITOS_CH_STRIDE + 0x11e0) | |
99 | #define TALITOS_SCATTER_LO(ch) (ch * TALITOS_CH_STRIDE + 0x11e4) | |
100 | ||
101 | /* execution unit interrupt status registers */ | |
102 | #define TALITOS_DEUISR 0x2030 /* DES unit */ | |
103 | #define TALITOS_DEUISR_LO 0x2034 | |
104 | #define TALITOS_AESUISR 0x4030 /* AES unit */ | |
105 | #define TALITOS_AESUISR_LO 0x4034 | |
106 | #define TALITOS_MDEUISR 0x6030 /* message digest unit */ | |
107 | #define TALITOS_MDEUISR_LO 0x6034 | |
fe5720e2 KP |
108 | #define TALITOS_MDEUICR 0x6038 /* interrupt control */ |
109 | #define TALITOS_MDEUICR_LO 0x603c | |
110 | #define TALITOS_MDEUICR_LO_ICE 0x4000 /* integrity check IRQ enable */ | |
9c4a7965 KP |
111 | #define TALITOS_AFEUISR 0x8030 /* arc4 unit */ |
112 | #define TALITOS_AFEUISR_LO 0x8034 | |
113 | #define TALITOS_RNGUISR 0xa030 /* random number unit */ | |
114 | #define TALITOS_RNGUISR_LO 0xa034 | |
115 | #define TALITOS_RNGUSR 0xa028 /* rng status */ | |
116 | #define TALITOS_RNGUSR_LO 0xa02c | |
117 | #define TALITOS_RNGUSR_LO_RD 0x1 /* reset done */ | |
118 | #define TALITOS_RNGUSR_LO_OFL 0xff0000/* output FIFO length */ | |
119 | #define TALITOS_RNGUDSR 0xa010 /* data size */ | |
120 | #define TALITOS_RNGUDSR_LO 0xa014 | |
121 | #define TALITOS_RNGU_FIFO 0xa800 /* output FIFO */ | |
122 | #define TALITOS_RNGU_FIFO_LO 0xa804 /* output FIFO */ | |
123 | #define TALITOS_RNGURCR 0xa018 /* reset control */ | |
124 | #define TALITOS_RNGURCR_LO 0xa01c | |
125 | #define TALITOS_RNGURCR_LO_SR 0x1 /* software reset */ | |
126 | #define TALITOS_PKEUISR 0xc030 /* public key unit */ | |
127 | #define TALITOS_PKEUISR_LO 0xc034 | |
128 | #define TALITOS_KEUISR 0xe030 /* kasumi unit */ | |
129 | #define TALITOS_KEUISR_LO 0xe034 | |
130 | #define TALITOS_CRCUISR 0xf030 /* cyclic redundancy check unit*/ | |
131 | #define TALITOS_CRCUISR_LO 0xf034 | |
132 | ||
133 | /* | |
134 | * talitos descriptor header (hdr) bits | |
135 | */ | |
136 | ||
137 | /* written back when done */ | |
dad3df20 HH |
138 | #define DESC_HDR_DONE cpu_to_be32(0xff000000) |
139 | #define DESC_HDR_LO_ICCR1_MASK cpu_to_be32(0x00180000) | |
140 | #define DESC_HDR_LO_ICCR1_PASS cpu_to_be32(0x00080000) | |
141 | #define DESC_HDR_LO_ICCR1_FAIL cpu_to_be32(0x00100000) | |
9c4a7965 KP |
142 | |
143 | /* primary execution unit select */ | |
dad3df20 HH |
144 | #define DESC_HDR_SEL0_MASK cpu_to_be32(0xf0000000) |
145 | #define DESC_HDR_SEL0_AFEU cpu_to_be32(0x10000000) | |
146 | #define DESC_HDR_SEL0_DEU cpu_to_be32(0x20000000) | |
147 | #define DESC_HDR_SEL0_MDEUA cpu_to_be32(0x30000000) | |
148 | #define DESC_HDR_SEL0_MDEUB cpu_to_be32(0xb0000000) | |
149 | #define DESC_HDR_SEL0_RNG cpu_to_be32(0x40000000) | |
150 | #define DESC_HDR_SEL0_PKEU cpu_to_be32(0x50000000) | |
151 | #define DESC_HDR_SEL0_AESU cpu_to_be32(0x60000000) | |
152 | #define DESC_HDR_SEL0_KEU cpu_to_be32(0x70000000) | |
153 | #define DESC_HDR_SEL0_CRCU cpu_to_be32(0x80000000) | |
9c4a7965 KP |
154 | |
155 | /* primary execution unit mode (MODE0) and derivatives */ | |
dad3df20 HH |
156 | #define DESC_HDR_MODE0_ENCRYPT cpu_to_be32(0x00100000) |
157 | #define DESC_HDR_MODE0_AESU_CBC cpu_to_be32(0x00200000) | |
158 | #define DESC_HDR_MODE0_DEU_CBC cpu_to_be32(0x00400000) | |
159 | #define DESC_HDR_MODE0_DEU_3DES cpu_to_be32(0x00200000) | |
160 | #define DESC_HDR_MODE0_MDEU_INIT cpu_to_be32(0x01000000) | |
161 | #define DESC_HDR_MODE0_MDEU_HMAC cpu_to_be32(0x00800000) | |
162 | #define DESC_HDR_MODE0_MDEU_PAD cpu_to_be32(0x00400000) | |
163 | #define DESC_HDR_MODE0_MDEU_MD5 cpu_to_be32(0x00200000) | |
164 | #define DESC_HDR_MODE0_MDEU_SHA256 cpu_to_be32(0x00100000) | |
165 | #define DESC_HDR_MODE0_MDEU_SHA1 cpu_to_be32(0x00000000) | |
9c4a7965 KP |
166 | #define DESC_HDR_MODE0_MDEU_MD5_HMAC (DESC_HDR_MODE0_MDEU_MD5 | \ |
167 | DESC_HDR_MODE0_MDEU_HMAC) | |
168 | #define DESC_HDR_MODE0_MDEU_SHA256_HMAC (DESC_HDR_MODE0_MDEU_SHA256 | \ | |
169 | DESC_HDR_MODE0_MDEU_HMAC) | |
170 | #define DESC_HDR_MODE0_MDEU_SHA1_HMAC (DESC_HDR_MODE0_MDEU_SHA1 | \ | |
171 | DESC_HDR_MODE0_MDEU_HMAC) | |
172 | ||
173 | /* secondary execution unit select (SEL1) */ | |
dad3df20 HH |
174 | #define DESC_HDR_SEL1_MASK cpu_to_be32(0x000f0000) |
175 | #define DESC_HDR_SEL1_MDEUA cpu_to_be32(0x00030000) | |
176 | #define DESC_HDR_SEL1_MDEUB cpu_to_be32(0x000b0000) | |
177 | #define DESC_HDR_SEL1_CRCU cpu_to_be32(0x00080000) | |
9c4a7965 KP |
178 | |
179 | /* secondary execution unit mode (MODE1) and derivatives */ | |
dad3df20 HH |
180 | #define DESC_HDR_MODE1_MDEU_CICV cpu_to_be32(0x00004000) |
181 | #define DESC_HDR_MODE1_MDEU_INIT cpu_to_be32(0x00001000) | |
182 | #define DESC_HDR_MODE1_MDEU_HMAC cpu_to_be32(0x00000800) | |
183 | #define DESC_HDR_MODE1_MDEU_PAD cpu_to_be32(0x00000400) | |
184 | #define DESC_HDR_MODE1_MDEU_MD5 cpu_to_be32(0x00000200) | |
185 | #define DESC_HDR_MODE1_MDEU_SHA256 cpu_to_be32(0x00000100) | |
186 | #define DESC_HDR_MODE1_MDEU_SHA1 cpu_to_be32(0x00000000) | |
9c4a7965 KP |
187 | #define DESC_HDR_MODE1_MDEU_MD5_HMAC (DESC_HDR_MODE1_MDEU_MD5 | \ |
188 | DESC_HDR_MODE1_MDEU_HMAC) | |
189 | #define DESC_HDR_MODE1_MDEU_SHA256_HMAC (DESC_HDR_MODE1_MDEU_SHA256 | \ | |
190 | DESC_HDR_MODE1_MDEU_HMAC) | |
191 | #define DESC_HDR_MODE1_MDEU_SHA1_HMAC (DESC_HDR_MODE1_MDEU_SHA1 | \ | |
192 | DESC_HDR_MODE1_MDEU_HMAC) | |
193 | ||
194 | /* direction of overall data flow (DIR) */ | |
dad3df20 | 195 | #define DESC_HDR_DIR_INBOUND cpu_to_be32(0x00000002) |
9c4a7965 KP |
196 | |
197 | /* request done notification (DN) */ | |
dad3df20 | 198 | #define DESC_HDR_DONE_NOTIFY cpu_to_be32(0x00000001) |
9c4a7965 KP |
199 | |
200 | /* descriptor types */ | |
dad3df20 HH |
201 | #define DESC_HDR_TYPE_AESU_CTR_NONSNOOP cpu_to_be32(0 << 3) |
202 | #define DESC_HDR_TYPE_IPSEC_ESP cpu_to_be32(1 << 3) | |
203 | #define DESC_HDR_TYPE_COMMON_NONSNOOP_NO_AFEU cpu_to_be32(2 << 3) | |
204 | #define DESC_HDR_TYPE_HMAC_SNOOP_NO_AFEU cpu_to_be32(4 << 3) | |
9c4a7965 KP |
205 | |
206 | /* link table extent field bits */ | |
207 | #define DESC_PTR_LNKTBL_JUMP 0x80 | |
208 | #define DESC_PTR_LNKTBL_RETURN 0x02 | |
209 | #define DESC_PTR_LNKTBL_NEXT 0x01 |