Commit | Line | Data |
---|---|---|
c6ce2b6b CR |
1 | /* Abilis Systems MODULE DESCRIPTION |
2 | * | |
3 | * Copyright (C) Abilis Systems 2013 | |
4 | * | |
5 | * Authors: Sascha Leuenberger <sascha.leuenberger@abilis.com> | |
6 | * Christian Ruppert <christian.ruppert@abilis.com> | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License version 2 as | |
10 | * published by the Free Software Foundation. | |
11 | * | |
12 | * This program is distributed in the hope that it will be useful, | |
13 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
15 | * GNU General Public License for more details. | |
16 | * | |
17 | * You should have received a copy of the GNU General Public License | |
18 | * along with this program; if not, write to the Free Software | |
19 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
20 | */ | |
21 | ||
22 | #include <linux/kernel.h> | |
23 | #include <linux/module.h> | |
24 | #include <linux/platform_device.h> | |
25 | #include <linux/gpio.h> | |
26 | #include <linux/slab.h> | |
27 | #include <linux/irq.h> | |
28 | #include <linux/irqdomain.h> | |
29 | #include <linux/interrupt.h> | |
30 | #include <linux/io.h> | |
31 | #include <linux/of.h> | |
32 | #include <linux/of_platform.h> | |
33 | #include <linux/of_gpio.h> | |
34 | #include <linux/spinlock.h> | |
35 | #include <linux/bitops.h> | |
36 | #include <linux/pinctrl/consumer.h> | |
37 | ||
38 | #define TB10X_GPIO_DIR_IN (0x00000000) | |
39 | #define TB10X_GPIO_DIR_OUT (0x00000001) | |
40 | #define OFFSET_TO_REG_DDR (0x00) | |
41 | #define OFFSET_TO_REG_DATA (0x04) | |
42 | #define OFFSET_TO_REG_INT_EN (0x08) | |
43 | #define OFFSET_TO_REG_CHANGE (0x0C) | |
44 | #define OFFSET_TO_REG_WRMASK (0x10) | |
45 | #define OFFSET_TO_REG_INT_TYPE (0x14) | |
46 | ||
47 | ||
48 | /** | |
49 | * @spinlock: used for atomic read/modify/write of registers | |
50 | * @base: register base address | |
51 | * @domain: IRQ domain of GPIO generated interrupts managed by this controller | |
52 | * @irq: Interrupt line of parent interrupt controller | |
53 | * @gc: gpio_chip structure associated to this GPIO controller | |
54 | */ | |
55 | struct tb10x_gpio { | |
56 | spinlock_t spinlock; | |
57 | void __iomem *base; | |
58 | struct irq_domain *domain; | |
59 | int irq; | |
60 | struct gpio_chip gc; | |
61 | }; | |
62 | ||
63 | static inline u32 tb10x_reg_read(struct tb10x_gpio *gpio, unsigned int offs) | |
64 | { | |
65 | return ioread32(gpio->base + offs); | |
66 | } | |
67 | ||
68 | static inline void tb10x_reg_write(struct tb10x_gpio *gpio, unsigned int offs, | |
69 | u32 val) | |
70 | { | |
71 | iowrite32(val, gpio->base + offs); | |
72 | } | |
73 | ||
74 | static inline void tb10x_set_bits(struct tb10x_gpio *gpio, unsigned int offs, | |
75 | u32 mask, u32 val) | |
76 | { | |
77 | u32 r; | |
78 | unsigned long flags; | |
79 | ||
80 | spin_lock_irqsave(&gpio->spinlock, flags); | |
81 | ||
82 | r = tb10x_reg_read(gpio, offs); | |
83 | r = (r & ~mask) | (val & mask); | |
84 | ||
85 | tb10x_reg_write(gpio, offs, r); | |
86 | ||
87 | spin_unlock_irqrestore(&gpio->spinlock, flags); | |
88 | } | |
89 | ||
90 | static inline struct tb10x_gpio *to_tb10x_gpio(struct gpio_chip *chip) | |
91 | { | |
92 | return container_of(chip, struct tb10x_gpio, gc); | |
93 | } | |
94 | ||
95 | static int tb10x_gpio_direction_in(struct gpio_chip *chip, unsigned offset) | |
96 | { | |
97 | struct tb10x_gpio *tb10x_gpio = to_tb10x_gpio(chip); | |
98 | int mask = BIT(offset); | |
99 | int val = TB10X_GPIO_DIR_IN << offset; | |
100 | ||
101 | tb10x_set_bits(tb10x_gpio, OFFSET_TO_REG_DDR, mask, val); | |
102 | ||
103 | return 0; | |
104 | } | |
105 | ||
106 | static int tb10x_gpio_get(struct gpio_chip *chip, unsigned offset) | |
107 | { | |
108 | struct tb10x_gpio *tb10x_gpio = to_tb10x_gpio(chip); | |
109 | int val; | |
110 | ||
111 | val = tb10x_reg_read(tb10x_gpio, OFFSET_TO_REG_DATA); | |
112 | ||
113 | if (val & BIT(offset)) | |
114 | return 1; | |
115 | else | |
116 | return 0; | |
117 | } | |
118 | ||
119 | static void tb10x_gpio_set(struct gpio_chip *chip, unsigned offset, int value) | |
120 | { | |
121 | struct tb10x_gpio *tb10x_gpio = to_tb10x_gpio(chip); | |
122 | int mask = BIT(offset); | |
123 | int val = value << offset; | |
124 | ||
125 | tb10x_set_bits(tb10x_gpio, OFFSET_TO_REG_DATA, mask, val); | |
126 | } | |
127 | ||
128 | static int tb10x_gpio_direction_out(struct gpio_chip *chip, | |
129 | unsigned offset, int value) | |
130 | { | |
131 | struct tb10x_gpio *tb10x_gpio = to_tb10x_gpio(chip); | |
132 | int mask = BIT(offset); | |
133 | int val = TB10X_GPIO_DIR_OUT << offset; | |
134 | ||
2e86230f | 135 | tb10x_gpio_set(chip, offset, value); |
c6ce2b6b CR |
136 | tb10x_set_bits(tb10x_gpio, OFFSET_TO_REG_DDR, mask, val); |
137 | ||
138 | return 0; | |
139 | } | |
140 | ||
c6ce2b6b CR |
141 | static int tb10x_gpio_to_irq(struct gpio_chip *chip, unsigned offset) |
142 | { | |
143 | struct tb10x_gpio *tb10x_gpio = to_tb10x_gpio(chip); | |
144 | ||
145 | return irq_create_mapping(tb10x_gpio->domain, offset); | |
146 | } | |
147 | ||
148 | static int tb10x_gpio_irq_set_type(struct irq_data *data, unsigned int type) | |
149 | { | |
150 | if ((type & IRQF_TRIGGER_MASK) != IRQ_TYPE_EDGE_BOTH) { | |
151 | pr_err("Only (both) edge triggered interrupts supported.\n"); | |
152 | return -EINVAL; | |
153 | } | |
154 | ||
155 | irqd_set_trigger_type(data, type); | |
156 | ||
157 | return IRQ_SET_MASK_OK; | |
158 | } | |
159 | ||
160 | static irqreturn_t tb10x_gpio_irq_cascade(int irq, void *data) | |
161 | { | |
162 | struct tb10x_gpio *tb10x_gpio = data; | |
163 | u32 r = tb10x_reg_read(tb10x_gpio, OFFSET_TO_REG_CHANGE); | |
164 | u32 m = tb10x_reg_read(tb10x_gpio, OFFSET_TO_REG_INT_EN); | |
165 | const unsigned long bits = r & m; | |
166 | int i; | |
167 | ||
168 | for_each_set_bit(i, &bits, 32) | |
169 | generic_handle_irq(irq_find_mapping(tb10x_gpio->domain, i)); | |
170 | ||
171 | return IRQ_HANDLED; | |
172 | } | |
173 | ||
174 | static int tb10x_gpio_probe(struct platform_device *pdev) | |
175 | { | |
176 | struct tb10x_gpio *tb10x_gpio; | |
177 | struct resource *mem; | |
178 | struct device_node *dn = pdev->dev.of_node; | |
179 | int ret = -EBUSY; | |
180 | u32 ngpio; | |
181 | ||
182 | if (!dn) | |
183 | return -EINVAL; | |
184 | ||
185 | if (of_property_read_u32(dn, "abilis,ngpio", &ngpio)) | |
186 | return -EINVAL; | |
187 | ||
c6ce2b6b CR |
188 | tb10x_gpio = devm_kzalloc(&pdev->dev, sizeof(*tb10x_gpio), GFP_KERNEL); |
189 | if (tb10x_gpio == NULL) | |
190 | return -ENOMEM; | |
191 | ||
192 | spin_lock_init(&tb10x_gpio->spinlock); | |
193 | ||
ee2a9f7f | 194 | mem = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
c6ce2b6b | 195 | tb10x_gpio->base = devm_ioremap_resource(&pdev->dev, mem); |
9a4864c8 WY |
196 | if (IS_ERR(tb10x_gpio->base)) |
197 | return PTR_ERR(tb10x_gpio->base); | |
c6ce2b6b CR |
198 | |
199 | tb10x_gpio->gc.label = of_node_full_name(dn); | |
200 | tb10x_gpio->gc.dev = &pdev->dev; | |
201 | tb10x_gpio->gc.owner = THIS_MODULE; | |
202 | tb10x_gpio->gc.direction_input = tb10x_gpio_direction_in; | |
203 | tb10x_gpio->gc.get = tb10x_gpio_get; | |
204 | tb10x_gpio->gc.direction_output = tb10x_gpio_direction_out; | |
205 | tb10x_gpio->gc.set = tb10x_gpio_set; | |
203f0daa JG |
206 | tb10x_gpio->gc.request = gpiochip_generic_request; |
207 | tb10x_gpio->gc.free = gpiochip_generic_free; | |
c6ce2b6b CR |
208 | tb10x_gpio->gc.base = -1; |
209 | tb10x_gpio->gc.ngpio = ngpio; | |
9fb1f39e | 210 | tb10x_gpio->gc.can_sleep = false; |
c6ce2b6b CR |
211 | |
212 | ||
213 | ret = gpiochip_add(&tb10x_gpio->gc); | |
214 | if (ret < 0) { | |
215 | dev_err(&pdev->dev, "Could not add gpiochip.\n"); | |
216 | goto fail_gpiochip_registration; | |
217 | } | |
218 | ||
219 | platform_set_drvdata(pdev, tb10x_gpio); | |
220 | ||
221 | if (of_find_property(dn, "interrupt-controller", NULL)) { | |
222 | struct irq_chip_generic *gc; | |
223 | ||
224 | ret = platform_get_irq(pdev, 0); | |
225 | if (ret < 0) { | |
226 | dev_err(&pdev->dev, "No interrupt specified.\n"); | |
227 | goto fail_get_irq; | |
228 | } | |
229 | ||
230 | tb10x_gpio->gc.to_irq = tb10x_gpio_to_irq; | |
231 | tb10x_gpio->irq = ret; | |
232 | ||
233 | ret = devm_request_irq(&pdev->dev, ret, tb10x_gpio_irq_cascade, | |
234 | IRQF_TRIGGER_NONE | IRQF_SHARED, | |
235 | dev_name(&pdev->dev), tb10x_gpio); | |
236 | if (ret != 0) | |
237 | goto fail_request_irq; | |
238 | ||
239 | tb10x_gpio->domain = irq_domain_add_linear(dn, | |
240 | tb10x_gpio->gc.ngpio, | |
241 | &irq_generic_chip_ops, NULL); | |
242 | if (!tb10x_gpio->domain) { | |
243 | ret = -ENOMEM; | |
244 | goto fail_irq_domain; | |
245 | } | |
246 | ||
247 | ret = irq_alloc_domain_generic_chips(tb10x_gpio->domain, | |
248 | tb10x_gpio->gc.ngpio, 1, tb10x_gpio->gc.label, | |
249 | handle_edge_irq, IRQ_NOREQUEST, IRQ_NOPROBE, | |
250 | IRQ_GC_INIT_MASK_CACHE); | |
251 | if (ret) | |
252 | goto fail_irq_domain; | |
253 | ||
254 | gc = tb10x_gpio->domain->gc->gc[0]; | |
255 | gc->reg_base = tb10x_gpio->base; | |
256 | gc->chip_types[0].type = IRQ_TYPE_EDGE_BOTH; | |
257 | gc->chip_types[0].chip.irq_ack = irq_gc_ack_set_bit; | |
258 | gc->chip_types[0].chip.irq_mask = irq_gc_mask_clr_bit; | |
259 | gc->chip_types[0].chip.irq_unmask = irq_gc_mask_set_bit; | |
260 | gc->chip_types[0].chip.irq_set_type = tb10x_gpio_irq_set_type; | |
261 | gc->chip_types[0].regs.ack = OFFSET_TO_REG_CHANGE; | |
262 | gc->chip_types[0].regs.mask = OFFSET_TO_REG_INT_EN; | |
263 | } | |
264 | ||
265 | return 0; | |
266 | ||
267 | fail_irq_domain: | |
268 | fail_request_irq: | |
269 | fail_get_irq: | |
270 | gpiochip_remove(&tb10x_gpio->gc); | |
271 | fail_gpiochip_registration: | |
272 | fail_ioremap: | |
273 | return ret; | |
274 | } | |
275 | ||
b8a51a2e | 276 | static int tb10x_gpio_remove(struct platform_device *pdev) |
c6ce2b6b CR |
277 | { |
278 | struct tb10x_gpio *tb10x_gpio = platform_get_drvdata(pdev); | |
c6ce2b6b CR |
279 | |
280 | if (tb10x_gpio->gc.to_irq) { | |
281 | irq_remove_generic_chip(tb10x_gpio->domain->gc->gc[0], | |
282 | BIT(tb10x_gpio->gc.ngpio) - 1, 0, 0); | |
283 | kfree(tb10x_gpio->domain->gc); | |
284 | irq_domain_remove(tb10x_gpio->domain); | |
c6ce2b6b | 285 | } |
9f5132ae | 286 | gpiochip_remove(&tb10x_gpio->gc); |
c6ce2b6b CR |
287 | |
288 | return 0; | |
289 | } | |
290 | ||
291 | static const struct of_device_id tb10x_gpio_dt_ids[] = { | |
292 | { .compatible = "abilis,tb10x-gpio" }, | |
293 | { } | |
294 | }; | |
295 | MODULE_DEVICE_TABLE(of, tb10x_gpio_dt_ids); | |
296 | ||
297 | static struct platform_driver tb10x_gpio_driver = { | |
298 | .probe = tb10x_gpio_probe, | |
299 | .remove = tb10x_gpio_remove, | |
300 | .driver = { | |
301 | .name = "tb10x-gpio", | |
b10b45c0 | 302 | .of_match_table = tb10x_gpio_dt_ids, |
c6ce2b6b CR |
303 | } |
304 | }; | |
305 | ||
85aa3915 | 306 | module_platform_driver(tb10x_gpio_driver); |
c6ce2b6b CR |
307 | MODULE_LICENSE("GPL"); |
308 | MODULE_DESCRIPTION("tb10x gpio."); | |
309 | MODULE_VERSION("0.0.1"); |