Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.h -- Private header for the I915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 LT |
29 | |
30 | #ifndef _I915_DRV_H_ | |
31 | #define _I915_DRV_H_ | |
32 | ||
e9b73c67 CW |
33 | #include <uapi/drm/i915_drm.h> |
34 | ||
585fb111 | 35 | #include "i915_reg.h" |
79e53945 | 36 | #include "intel_bios.h" |
8187a2b7 | 37 | #include "intel_ringbuffer.h" |
0839ccb8 | 38 | #include <linux/io-mapping.h> |
f899fc64 | 39 | #include <linux/i2c.h> |
c167a6fc | 40 | #include <linux/i2c-algo-bit.h> |
0ade6386 | 41 | #include <drm/intel-gtt.h> |
aaa6fd2a | 42 | #include <linux/backlight.h> |
2911a35b | 43 | #include <linux/intel-iommu.h> |
742cbee8 | 44 | #include <linux/kref.h> |
9ee32fea | 45 | #include <linux/pm_qos.h> |
585fb111 | 46 | |
1da177e4 LT |
47 | /* General customization: |
48 | */ | |
49 | ||
50 | #define DRIVER_AUTHOR "Tungsten Graphics, Inc." | |
51 | ||
52 | #define DRIVER_NAME "i915" | |
53 | #define DRIVER_DESC "Intel Graphics" | |
673a394b | 54 | #define DRIVER_DATE "20080730" |
1da177e4 | 55 | |
317c35d1 | 56 | enum pipe { |
752aa88a | 57 | INVALID_PIPE = -1, |
317c35d1 JB |
58 | PIPE_A = 0, |
59 | PIPE_B, | |
9db4a9c7 JB |
60 | PIPE_C, |
61 | I915_MAX_PIPES | |
317c35d1 | 62 | }; |
9db4a9c7 | 63 | #define pipe_name(p) ((p) + 'A') |
317c35d1 | 64 | |
a5c961d1 PZ |
65 | enum transcoder { |
66 | TRANSCODER_A = 0, | |
67 | TRANSCODER_B, | |
68 | TRANSCODER_C, | |
69 | TRANSCODER_EDP = 0xF, | |
70 | }; | |
71 | #define transcoder_name(t) ((t) + 'A') | |
72 | ||
80824003 JB |
73 | enum plane { |
74 | PLANE_A = 0, | |
75 | PLANE_B, | |
9db4a9c7 | 76 | PLANE_C, |
80824003 | 77 | }; |
9db4a9c7 | 78 | #define plane_name(p) ((p) + 'A') |
52440211 | 79 | |
06da8da2 VS |
80 | #define sprite_name(p, s) ((p) * dev_priv->num_plane + (s) + 'A') |
81 | ||
2b139522 ED |
82 | enum port { |
83 | PORT_A = 0, | |
84 | PORT_B, | |
85 | PORT_C, | |
86 | PORT_D, | |
87 | PORT_E, | |
88 | I915_MAX_PORTS | |
89 | }; | |
90 | #define port_name(p) ((p) + 'A') | |
91 | ||
e4607fcf CML |
92 | #define I915_NUM_PHYS_VLV 1 |
93 | ||
94 | enum dpio_channel { | |
95 | DPIO_CH0, | |
96 | DPIO_CH1 | |
97 | }; | |
98 | ||
99 | enum dpio_phy { | |
100 | DPIO_PHY0, | |
101 | DPIO_PHY1 | |
102 | }; | |
103 | ||
b97186f0 PZ |
104 | enum intel_display_power_domain { |
105 | POWER_DOMAIN_PIPE_A, | |
106 | POWER_DOMAIN_PIPE_B, | |
107 | POWER_DOMAIN_PIPE_C, | |
108 | POWER_DOMAIN_PIPE_A_PANEL_FITTER, | |
109 | POWER_DOMAIN_PIPE_B_PANEL_FITTER, | |
110 | POWER_DOMAIN_PIPE_C_PANEL_FITTER, | |
111 | POWER_DOMAIN_TRANSCODER_A, | |
112 | POWER_DOMAIN_TRANSCODER_B, | |
113 | POWER_DOMAIN_TRANSCODER_C, | |
f52e353e | 114 | POWER_DOMAIN_TRANSCODER_EDP, |
cdf8dd7f | 115 | POWER_DOMAIN_VGA, |
fbeeaa23 | 116 | POWER_DOMAIN_AUDIO, |
baa70707 | 117 | POWER_DOMAIN_INIT, |
bddc7645 ID |
118 | |
119 | POWER_DOMAIN_NUM, | |
b97186f0 PZ |
120 | }; |
121 | ||
bddc7645 ID |
122 | #define POWER_DOMAIN_MASK (BIT(POWER_DOMAIN_NUM) - 1) |
123 | ||
b97186f0 PZ |
124 | #define POWER_DOMAIN_PIPE(pipe) ((pipe) + POWER_DOMAIN_PIPE_A) |
125 | #define POWER_DOMAIN_PIPE_PANEL_FITTER(pipe) \ | |
126 | ((pipe) + POWER_DOMAIN_PIPE_A_PANEL_FITTER) | |
f52e353e ID |
127 | #define POWER_DOMAIN_TRANSCODER(tran) \ |
128 | ((tran) == TRANSCODER_EDP ? POWER_DOMAIN_TRANSCODER_EDP : \ | |
129 | (tran) + POWER_DOMAIN_TRANSCODER_A) | |
b97186f0 | 130 | |
bddc7645 ID |
131 | #define HSW_ALWAYS_ON_POWER_DOMAINS ( \ |
132 | BIT(POWER_DOMAIN_PIPE_A) | \ | |
133 | BIT(POWER_DOMAIN_TRANSCODER_EDP)) | |
6745a2ce PZ |
134 | #define BDW_ALWAYS_ON_POWER_DOMAINS ( \ |
135 | BIT(POWER_DOMAIN_PIPE_A) | \ | |
136 | BIT(POWER_DOMAIN_TRANSCODER_EDP) | \ | |
137 | BIT(POWER_DOMAIN_PIPE_A_PANEL_FITTER)) | |
bddc7645 | 138 | |
1d843f9d EE |
139 | enum hpd_pin { |
140 | HPD_NONE = 0, | |
141 | HPD_PORT_A = HPD_NONE, /* PORT_A is internal */ | |
142 | HPD_TV = HPD_NONE, /* TV is known to be unreliable */ | |
143 | HPD_CRT, | |
144 | HPD_SDVO_B, | |
145 | HPD_SDVO_C, | |
146 | HPD_PORT_B, | |
147 | HPD_PORT_C, | |
148 | HPD_PORT_D, | |
149 | HPD_NUM_PINS | |
150 | }; | |
151 | ||
2a2d5482 CW |
152 | #define I915_GEM_GPU_DOMAINS \ |
153 | (I915_GEM_DOMAIN_RENDER | \ | |
154 | I915_GEM_DOMAIN_SAMPLER | \ | |
155 | I915_GEM_DOMAIN_COMMAND | \ | |
156 | I915_GEM_DOMAIN_INSTRUCTION | \ | |
157 | I915_GEM_DOMAIN_VERTEX) | |
62fdfeaf | 158 | |
7eb552ae | 159 | #define for_each_pipe(p) for ((p) = 0; (p) < INTEL_INFO(dev)->num_pipes; (p)++) |
9db4a9c7 | 160 | |
6c2b7c12 DV |
161 | #define for_each_encoder_on_crtc(dev, __crtc, intel_encoder) \ |
162 | list_for_each_entry((intel_encoder), &(dev)->mode_config.encoder_list, base.head) \ | |
163 | if ((intel_encoder)->base.crtc == (__crtc)) | |
164 | ||
e7b903d2 DV |
165 | struct drm_i915_private; |
166 | ||
46edb027 DV |
167 | enum intel_dpll_id { |
168 | DPLL_ID_PRIVATE = -1, /* non-shared dpll in use */ | |
169 | /* real shared dpll ids must be >= 0 */ | |
170 | DPLL_ID_PCH_PLL_A, | |
171 | DPLL_ID_PCH_PLL_B, | |
172 | }; | |
173 | #define I915_NUM_PLLS 2 | |
174 | ||
5358901f | 175 | struct intel_dpll_hw_state { |
66e985c0 | 176 | uint32_t dpll; |
8bcc2795 | 177 | uint32_t dpll_md; |
66e985c0 DV |
178 | uint32_t fp0; |
179 | uint32_t fp1; | |
5358901f DV |
180 | }; |
181 | ||
e72f9fbf | 182 | struct intel_shared_dpll { |
ee7b9f93 JB |
183 | int refcount; /* count of number of CRTCs sharing this PLL */ |
184 | int active; /* count of number of active CRTCs (i.e. DPMS on) */ | |
185 | bool on; /* is the PLL actually active? Disabled during modeset */ | |
46edb027 DV |
186 | const char *name; |
187 | /* should match the index in the dev_priv->shared_dplls array */ | |
188 | enum intel_dpll_id id; | |
5358901f | 189 | struct intel_dpll_hw_state hw_state; |
15bdd4cf DV |
190 | void (*mode_set)(struct drm_i915_private *dev_priv, |
191 | struct intel_shared_dpll *pll); | |
e7b903d2 DV |
192 | void (*enable)(struct drm_i915_private *dev_priv, |
193 | struct intel_shared_dpll *pll); | |
194 | void (*disable)(struct drm_i915_private *dev_priv, | |
195 | struct intel_shared_dpll *pll); | |
5358901f DV |
196 | bool (*get_hw_state)(struct drm_i915_private *dev_priv, |
197 | struct intel_shared_dpll *pll, | |
198 | struct intel_dpll_hw_state *hw_state); | |
ee7b9f93 | 199 | }; |
ee7b9f93 | 200 | |
e69d0bc1 DV |
201 | /* Used by dp and fdi links */ |
202 | struct intel_link_m_n { | |
203 | uint32_t tu; | |
204 | uint32_t gmch_m; | |
205 | uint32_t gmch_n; | |
206 | uint32_t link_m; | |
207 | uint32_t link_n; | |
208 | }; | |
209 | ||
210 | void intel_link_compute_m_n(int bpp, int nlanes, | |
211 | int pixel_clock, int link_clock, | |
212 | struct intel_link_m_n *m_n); | |
213 | ||
6441ab5f PZ |
214 | struct intel_ddi_plls { |
215 | int spll_refcount; | |
216 | int wrpll1_refcount; | |
217 | int wrpll2_refcount; | |
218 | }; | |
219 | ||
1da177e4 LT |
220 | /* Interface history: |
221 | * | |
222 | * 1.1: Original. | |
0d6aa60b DA |
223 | * 1.2: Add Power Management |
224 | * 1.3: Add vblank support | |
de227f5f | 225 | * 1.4: Fix cmdbuffer path, add heap destroy |
702880f2 | 226 | * 1.5: Add vblank pipe configuration |
2228ed67 MCA |
227 | * 1.6: - New ioctl for scheduling buffer swaps on vertical blank |
228 | * - Support vertical blank on secondary display pipe | |
1da177e4 LT |
229 | */ |
230 | #define DRIVER_MAJOR 1 | |
2228ed67 | 231 | #define DRIVER_MINOR 6 |
1da177e4 LT |
232 | #define DRIVER_PATCHLEVEL 0 |
233 | ||
23bc5982 | 234 | #define WATCH_LISTS 0 |
42d6ab48 | 235 | #define WATCH_GTT 0 |
673a394b | 236 | |
71acb5eb DA |
237 | #define I915_GEM_PHYS_CURSOR_0 1 |
238 | #define I915_GEM_PHYS_CURSOR_1 2 | |
239 | #define I915_GEM_PHYS_OVERLAY_REGS 3 | |
240 | #define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS) | |
241 | ||
242 | struct drm_i915_gem_phys_object { | |
243 | int id; | |
244 | struct page **page_list; | |
245 | drm_dma_handle_t *handle; | |
05394f39 | 246 | struct drm_i915_gem_object *cur_obj; |
71acb5eb DA |
247 | }; |
248 | ||
0a3e67a4 JB |
249 | struct opregion_header; |
250 | struct opregion_acpi; | |
251 | struct opregion_swsci; | |
252 | struct opregion_asle; | |
253 | ||
8ee1c3db | 254 | struct intel_opregion { |
5bc4418b BW |
255 | struct opregion_header __iomem *header; |
256 | struct opregion_acpi __iomem *acpi; | |
257 | struct opregion_swsci __iomem *swsci; | |
ebde53c7 JN |
258 | u32 swsci_gbda_sub_functions; |
259 | u32 swsci_sbcb_sub_functions; | |
5bc4418b BW |
260 | struct opregion_asle __iomem *asle; |
261 | void __iomem *vbt; | |
01fe9dbd | 262 | u32 __iomem *lid_state; |
91a60f20 | 263 | struct work_struct asle_work; |
8ee1c3db | 264 | }; |
44834a67 | 265 | #define OPREGION_SIZE (8*1024) |
8ee1c3db | 266 | |
6ef3d427 CW |
267 | struct intel_overlay; |
268 | struct intel_overlay_error_state; | |
269 | ||
7c1c2871 DA |
270 | struct drm_i915_master_private { |
271 | drm_local_map_t *sarea; | |
272 | struct _drm_i915_sarea *sarea_priv; | |
273 | }; | |
de151cf6 | 274 | #define I915_FENCE_REG_NONE -1 |
42b5aeab VS |
275 | #define I915_MAX_NUM_FENCES 32 |
276 | /* 32 fences + sign bit for FENCE_REG_NONE */ | |
277 | #define I915_MAX_NUM_FENCE_BITS 6 | |
de151cf6 JB |
278 | |
279 | struct drm_i915_fence_reg { | |
007cc8ac | 280 | struct list_head lru_list; |
caea7476 | 281 | struct drm_i915_gem_object *obj; |
1690e1eb | 282 | int pin_count; |
de151cf6 | 283 | }; |
7c1c2871 | 284 | |
9b9d172d | 285 | struct sdvo_device_mapping { |
e957d772 | 286 | u8 initialized; |
9b9d172d | 287 | u8 dvo_port; |
288 | u8 slave_addr; | |
289 | u8 dvo_wiring; | |
e957d772 | 290 | u8 i2c_pin; |
b1083333 | 291 | u8 ddc_pin; |
9b9d172d | 292 | }; |
293 | ||
c4a1d9e4 CW |
294 | struct intel_display_error_state; |
295 | ||
63eeaf38 | 296 | struct drm_i915_error_state { |
742cbee8 | 297 | struct kref ref; |
63eeaf38 JB |
298 | u32 eir; |
299 | u32 pgtbl_er; | |
be998e2e | 300 | u32 ier; |
b9a3906b | 301 | u32 ccid; |
0f3b6849 CW |
302 | u32 derrmr; |
303 | u32 forcewake; | |
9574b3fe | 304 | bool waiting[I915_NUM_RINGS]; |
9db4a9c7 | 305 | u32 pipestat[I915_MAX_PIPES]; |
c1cd90ed DV |
306 | u32 tail[I915_NUM_RINGS]; |
307 | u32 head[I915_NUM_RINGS]; | |
0f3b6849 | 308 | u32 ctl[I915_NUM_RINGS]; |
d27b1e0e DV |
309 | u32 ipeir[I915_NUM_RINGS]; |
310 | u32 ipehr[I915_NUM_RINGS]; | |
311 | u32 instdone[I915_NUM_RINGS]; | |
312 | u32 acthd[I915_NUM_RINGS]; | |
7e3b8737 | 313 | u32 semaphore_mboxes[I915_NUM_RINGS][I915_NUM_RINGS - 1]; |
df2b23d9 | 314 | u32 semaphore_seqno[I915_NUM_RINGS][I915_NUM_RINGS - 1]; |
12f55818 | 315 | u32 rc_psmi[I915_NUM_RINGS]; /* sleep state */ |
7e3b8737 DV |
316 | /* our own tracking of ring head and tail */ |
317 | u32 cpu_ring_head[I915_NUM_RINGS]; | |
318 | u32 cpu_ring_tail[I915_NUM_RINGS]; | |
1d8f38f4 | 319 | u32 error; /* gen6+ */ |
71e172e8 | 320 | u32 err_int; /* gen7 */ |
94e39e28 | 321 | u32 bbstate[I915_NUM_RINGS]; |
c1cd90ed DV |
322 | u32 instpm[I915_NUM_RINGS]; |
323 | u32 instps[I915_NUM_RINGS]; | |
050ee91f | 324 | u32 extra_instdone[I915_NUM_INSTDONE_REG]; |
d27b1e0e | 325 | u32 seqno[I915_NUM_RINGS]; |
9df30794 | 326 | u64 bbaddr; |
33f3f518 DV |
327 | u32 fault_reg[I915_NUM_RINGS]; |
328 | u32 done_reg; | |
c1cd90ed | 329 | u32 faddr[I915_NUM_RINGS]; |
4b9de737 | 330 | u64 fence[I915_MAX_NUM_FENCES]; |
63eeaf38 | 331 | struct timeval time; |
52d39a21 CW |
332 | struct drm_i915_error_ring { |
333 | struct drm_i915_error_object { | |
334 | int page_count; | |
335 | u32 gtt_offset; | |
336 | u32 *pages[0]; | |
8c123e54 | 337 | } *ringbuffer, *batchbuffer, *ctx; |
52d39a21 CW |
338 | struct drm_i915_error_request { |
339 | long jiffies; | |
340 | u32 seqno; | |
ee4f42b1 | 341 | u32 tail; |
52d39a21 CW |
342 | } *requests; |
343 | int num_requests; | |
344 | } ring[I915_NUM_RINGS]; | |
9df30794 | 345 | struct drm_i915_error_buffer { |
a779e5ab | 346 | u32 size; |
9df30794 | 347 | u32 name; |
0201f1ec | 348 | u32 rseqno, wseqno; |
9df30794 CW |
349 | u32 gtt_offset; |
350 | u32 read_domains; | |
351 | u32 write_domain; | |
4b9de737 | 352 | s32 fence_reg:I915_MAX_NUM_FENCE_BITS; |
9df30794 CW |
353 | s32 pinned:2; |
354 | u32 tiling:2; | |
355 | u32 dirty:1; | |
356 | u32 purgeable:1; | |
5d1333fc | 357 | s32 ring:4; |
f56383cb | 358 | u32 cache_level:3; |
95f5301d BW |
359 | } **active_bo, **pinned_bo; |
360 | u32 *active_bo_count, *pinned_bo_count; | |
6ef3d427 | 361 | struct intel_overlay_error_state *overlay; |
c4a1d9e4 | 362 | struct intel_display_error_state *display; |
da661464 MK |
363 | int hangcheck_score[I915_NUM_RINGS]; |
364 | enum intel_ring_hangcheck_action hangcheck_action[I915_NUM_RINGS]; | |
63eeaf38 JB |
365 | }; |
366 | ||
7bd688cd | 367 | struct intel_connector; |
b8cecdf5 | 368 | struct intel_crtc_config; |
0e8ffe1b | 369 | struct intel_crtc; |
ee9300bb DV |
370 | struct intel_limit; |
371 | struct dpll; | |
b8cecdf5 | 372 | |
e70236a8 | 373 | struct drm_i915_display_funcs { |
ee5382ae | 374 | bool (*fbc_enabled)(struct drm_device *dev); |
e70236a8 JB |
375 | void (*enable_fbc)(struct drm_crtc *crtc, unsigned long interval); |
376 | void (*disable_fbc)(struct drm_device *dev); | |
377 | int (*get_display_clock_speed)(struct drm_device *dev); | |
378 | int (*get_fifo_size)(struct drm_device *dev, int plane); | |
ee9300bb DV |
379 | /** |
380 | * find_dpll() - Find the best values for the PLL | |
381 | * @limit: limits for the PLL | |
382 | * @crtc: current CRTC | |
383 | * @target: target frequency in kHz | |
384 | * @refclk: reference clock frequency in kHz | |
385 | * @match_clock: if provided, @best_clock P divider must | |
386 | * match the P divider from @match_clock | |
387 | * used for LVDS downclocking | |
388 | * @best_clock: best PLL values found | |
389 | * | |
390 | * Returns true on success, false on failure. | |
391 | */ | |
392 | bool (*find_dpll)(const struct intel_limit *limit, | |
393 | struct drm_crtc *crtc, | |
394 | int target, int refclk, | |
395 | struct dpll *match_clock, | |
396 | struct dpll *best_clock); | |
46ba614c | 397 | void (*update_wm)(struct drm_crtc *crtc); |
adf3d35e VS |
398 | void (*update_sprite_wm)(struct drm_plane *plane, |
399 | struct drm_crtc *crtc, | |
4c4ff43a | 400 | uint32_t sprite_width, int pixel_size, |
bdd57d03 | 401 | bool enable, bool scaled); |
47fab737 | 402 | void (*modeset_global_resources)(struct drm_device *dev); |
0e8ffe1b DV |
403 | /* Returns the active state of the crtc, and if the crtc is active, |
404 | * fills out the pipe-config with the hw state. */ | |
405 | bool (*get_pipe_config)(struct intel_crtc *, | |
406 | struct intel_crtc_config *); | |
f564048e | 407 | int (*crtc_mode_set)(struct drm_crtc *crtc, |
f564048e EA |
408 | int x, int y, |
409 | struct drm_framebuffer *old_fb); | |
76e5a89c DV |
410 | void (*crtc_enable)(struct drm_crtc *crtc); |
411 | void (*crtc_disable)(struct drm_crtc *crtc); | |
ee7b9f93 | 412 | void (*off)(struct drm_crtc *crtc); |
e0dac65e | 413 | void (*write_eld)(struct drm_connector *connector, |
34427052 JN |
414 | struct drm_crtc *crtc, |
415 | struct drm_display_mode *mode); | |
674cf967 | 416 | void (*fdi_link_train)(struct drm_crtc *crtc); |
6067aaea | 417 | void (*init_clock_gating)(struct drm_device *dev); |
8c9f3aaf JB |
418 | int (*queue_flip)(struct drm_device *dev, struct drm_crtc *crtc, |
419 | struct drm_framebuffer *fb, | |
ed8d1975 KP |
420 | struct drm_i915_gem_object *obj, |
421 | uint32_t flags); | |
17638cd6 JB |
422 | int (*update_plane)(struct drm_crtc *crtc, struct drm_framebuffer *fb, |
423 | int x, int y); | |
20afbda2 | 424 | void (*hpd_irq_setup)(struct drm_device *dev); |
e70236a8 JB |
425 | /* clock updates for mode set */ |
426 | /* cursor updates */ | |
427 | /* render clock increase/decrease */ | |
428 | /* display clock increase/decrease */ | |
429 | /* pll clock increase/decrease */ | |
7bd688cd JN |
430 | |
431 | int (*setup_backlight)(struct intel_connector *connector); | |
7bd688cd JN |
432 | uint32_t (*get_backlight)(struct intel_connector *connector); |
433 | void (*set_backlight)(struct intel_connector *connector, | |
434 | uint32_t level); | |
435 | void (*disable_backlight)(struct intel_connector *connector); | |
436 | void (*enable_backlight)(struct intel_connector *connector); | |
e70236a8 JB |
437 | }; |
438 | ||
907b28c5 | 439 | struct intel_uncore_funcs { |
c8d9a590 D |
440 | void (*force_wake_get)(struct drm_i915_private *dev_priv, |
441 | int fw_engine); | |
442 | void (*force_wake_put)(struct drm_i915_private *dev_priv, | |
443 | int fw_engine); | |
0b274481 BW |
444 | |
445 | uint8_t (*mmio_readb)(struct drm_i915_private *dev_priv, off_t offset, bool trace); | |
446 | uint16_t (*mmio_readw)(struct drm_i915_private *dev_priv, off_t offset, bool trace); | |
447 | uint32_t (*mmio_readl)(struct drm_i915_private *dev_priv, off_t offset, bool trace); | |
448 | uint64_t (*mmio_readq)(struct drm_i915_private *dev_priv, off_t offset, bool trace); | |
449 | ||
450 | void (*mmio_writeb)(struct drm_i915_private *dev_priv, off_t offset, | |
451 | uint8_t val, bool trace); | |
452 | void (*mmio_writew)(struct drm_i915_private *dev_priv, off_t offset, | |
453 | uint16_t val, bool trace); | |
454 | void (*mmio_writel)(struct drm_i915_private *dev_priv, off_t offset, | |
455 | uint32_t val, bool trace); | |
456 | void (*mmio_writeq)(struct drm_i915_private *dev_priv, off_t offset, | |
457 | uint64_t val, bool trace); | |
990bbdad CW |
458 | }; |
459 | ||
907b28c5 CW |
460 | struct intel_uncore { |
461 | spinlock_t lock; /** lock is also taken in irq contexts. */ | |
462 | ||
463 | struct intel_uncore_funcs funcs; | |
464 | ||
465 | unsigned fifo_count; | |
466 | unsigned forcewake_count; | |
aec347ab | 467 | |
940aece4 D |
468 | unsigned fw_rendercount; |
469 | unsigned fw_mediacount; | |
470 | ||
aec347ab | 471 | struct delayed_work force_wake_work; |
907b28c5 CW |
472 | }; |
473 | ||
79fc46df DL |
474 | #define DEV_INFO_FOR_EACH_FLAG(func, sep) \ |
475 | func(is_mobile) sep \ | |
476 | func(is_i85x) sep \ | |
477 | func(is_i915g) sep \ | |
478 | func(is_i945gm) sep \ | |
479 | func(is_g33) sep \ | |
480 | func(need_gfx_hws) sep \ | |
481 | func(is_g4x) sep \ | |
482 | func(is_pineview) sep \ | |
483 | func(is_broadwater) sep \ | |
484 | func(is_crestline) sep \ | |
485 | func(is_ivybridge) sep \ | |
486 | func(is_valleyview) sep \ | |
487 | func(is_haswell) sep \ | |
b833d685 | 488 | func(is_preliminary) sep \ |
79fc46df DL |
489 | func(has_fbc) sep \ |
490 | func(has_pipe_cxsr) sep \ | |
491 | func(has_hotplug) sep \ | |
492 | func(cursor_needs_physical) sep \ | |
493 | func(has_overlay) sep \ | |
494 | func(overlay_needs_physical) sep \ | |
495 | func(supports_tv) sep \ | |
dd93be58 | 496 | func(has_llc) sep \ |
30568c45 DL |
497 | func(has_ddi) sep \ |
498 | func(has_fpga_dbg) | |
c96ea64e | 499 | |
a587f779 DL |
500 | #define DEFINE_FLAG(name) u8 name:1 |
501 | #define SEP_SEMICOLON ; | |
c96ea64e | 502 | |
cfdf1fa2 | 503 | struct intel_device_info { |
10fce67a | 504 | u32 display_mmio_offset; |
7eb552ae | 505 | u8 num_pipes:3; |
c96c3a8c | 506 | u8 gen; |
73ae478c | 507 | u8 ring_mask; /* Rings supported by the HW */ |
a587f779 | 508 | DEV_INFO_FOR_EACH_FLAG(DEFINE_FLAG, SEP_SEMICOLON); |
cfdf1fa2 KH |
509 | }; |
510 | ||
a587f779 DL |
511 | #undef DEFINE_FLAG |
512 | #undef SEP_SEMICOLON | |
513 | ||
7faf1ab2 DV |
514 | enum i915_cache_level { |
515 | I915_CACHE_NONE = 0, | |
350ec881 CW |
516 | I915_CACHE_LLC, /* also used for snoopable memory on non-LLC */ |
517 | I915_CACHE_L3_LLC, /* gen7+, L3 sits between the domain specifc | |
518 | caches, eg sampler/render caches, and the | |
519 | large Last-Level-Cache. LLC is coherent with | |
520 | the CPU, but L3 is only visible to the GPU. */ | |
651d794f | 521 | I915_CACHE_WT, /* hsw:gt3e WriteThrough for scanouts */ |
7faf1ab2 DV |
522 | }; |
523 | ||
2d04befb KG |
524 | typedef uint32_t gen6_gtt_pte_t; |
525 | ||
6f65e29a BW |
526 | /** |
527 | * A VMA represents a GEM BO that is bound into an address space. Therefore, a | |
528 | * VMA's presence cannot be guaranteed before binding, or after unbinding the | |
529 | * object into/from the address space. | |
530 | * | |
531 | * To make things as simple as possible (ie. no refcounting), a VMA's lifetime | |
532 | * will always be <= an objects lifetime. So object refcounting should cover us. | |
533 | */ | |
534 | struct i915_vma { | |
535 | struct drm_mm_node node; | |
536 | struct drm_i915_gem_object *obj; | |
537 | struct i915_address_space *vm; | |
538 | ||
539 | /** This object's place on the active/inactive lists */ | |
540 | struct list_head mm_list; | |
541 | ||
542 | struct list_head vma_link; /* Link in the object's VMA list */ | |
543 | ||
544 | /** This vma's place in the batchbuffer or on the eviction list */ | |
545 | struct list_head exec_list; | |
546 | ||
547 | /** | |
548 | * Used for performing relocations during execbuffer insertion. | |
549 | */ | |
550 | struct hlist_node exec_node; | |
551 | unsigned long exec_handle; | |
552 | struct drm_i915_gem_exec_object2 *exec_entry; | |
553 | ||
554 | /** | |
555 | * How many users have pinned this object in GTT space. The following | |
556 | * users can each hold at most one reference: pwrite/pread, pin_ioctl | |
557 | * (via user_pin_count), execbuffer (objects are not allowed multiple | |
558 | * times for the same batchbuffer), and the framebuffer code. When | |
559 | * switching/pageflipping, the framebuffer code has at most two buffers | |
560 | * pinned per crtc. | |
561 | * | |
562 | * In the worst case this is 1 + 1 + 1 + 2*2 = 7. That would fit into 3 | |
563 | * bits with absolutely no headroom. So use 4 bits. */ | |
564 | unsigned int pin_count:4; | |
565 | #define DRM_I915_GEM_OBJECT_MAX_PIN_COUNT 0xf | |
566 | ||
567 | /** Unmap an object from an address space. This usually consists of | |
568 | * setting the valid PTE entries to a reserved scratch page. */ | |
569 | void (*unbind_vma)(struct i915_vma *vma); | |
570 | /* Map an object into an address space with the given cache flags. */ | |
571 | #define GLOBAL_BIND (1<<0) | |
572 | void (*bind_vma)(struct i915_vma *vma, | |
573 | enum i915_cache_level cache_level, | |
574 | u32 flags); | |
575 | }; | |
576 | ||
853ba5d2 | 577 | struct i915_address_space { |
93bd8649 | 578 | struct drm_mm mm; |
853ba5d2 | 579 | struct drm_device *dev; |
a7bbbd63 | 580 | struct list_head global_link; |
853ba5d2 BW |
581 | unsigned long start; /* Start offset always 0 for dri2 */ |
582 | size_t total; /* size addr space maps (ex. 2GB for ggtt) */ | |
583 | ||
584 | struct { | |
585 | dma_addr_t addr; | |
586 | struct page *page; | |
587 | } scratch; | |
588 | ||
5cef07e1 BW |
589 | /** |
590 | * List of objects currently involved in rendering. | |
591 | * | |
592 | * Includes buffers having the contents of their GPU caches | |
593 | * flushed, not necessarily primitives. last_rendering_seqno | |
594 | * represents when the rendering involved will be completed. | |
595 | * | |
596 | * A reference is held on the buffer while on this list. | |
597 | */ | |
598 | struct list_head active_list; | |
599 | ||
600 | /** | |
601 | * LRU list of objects which are not in the ringbuffer and | |
602 | * are ready to unbind, but are still in the GTT. | |
603 | * | |
604 | * last_rendering_seqno is 0 while an object is in this list. | |
605 | * | |
606 | * A reference is not held on the buffer while on this list, | |
607 | * as merely being GTT-bound shouldn't prevent its being | |
608 | * freed, and we'll pull it off the list in the free path. | |
609 | */ | |
610 | struct list_head inactive_list; | |
611 | ||
853ba5d2 BW |
612 | /* FIXME: Need a more generic return type */ |
613 | gen6_gtt_pte_t (*pte_encode)(dma_addr_t addr, | |
b35b380e BW |
614 | enum i915_cache_level level, |
615 | bool valid); /* Create a valid PTE */ | |
853ba5d2 BW |
616 | void (*clear_range)(struct i915_address_space *vm, |
617 | unsigned int first_entry, | |
828c7908 BW |
618 | unsigned int num_entries, |
619 | bool use_scratch); | |
853ba5d2 BW |
620 | void (*insert_entries)(struct i915_address_space *vm, |
621 | struct sg_table *st, | |
622 | unsigned int first_entry, | |
623 | enum i915_cache_level cache_level); | |
624 | void (*cleanup)(struct i915_address_space *vm); | |
625 | }; | |
626 | ||
5d4545ae BW |
627 | /* The Graphics Translation Table is the way in which GEN hardware translates a |
628 | * Graphics Virtual Address into a Physical Address. In addition to the normal | |
629 | * collateral associated with any va->pa translations GEN hardware also has a | |
630 | * portion of the GTT which can be mapped by the CPU and remain both coherent | |
631 | * and correct (in cases like swizzling). That region is referred to as GMADR in | |
632 | * the spec. | |
633 | */ | |
634 | struct i915_gtt { | |
853ba5d2 | 635 | struct i915_address_space base; |
baa09f5f | 636 | size_t stolen_size; /* Total size of stolen memory */ |
5d4545ae BW |
637 | |
638 | unsigned long mappable_end; /* End offset that we can CPU map */ | |
639 | struct io_mapping *mappable; /* Mapping to our CPU mappable region */ | |
640 | phys_addr_t mappable_base; /* PA of our GMADR */ | |
641 | ||
642 | /** "Graphics Stolen Memory" holds the global PTEs */ | |
643 | void __iomem *gsm; | |
a81cc00c BW |
644 | |
645 | bool do_idle_maps; | |
7faf1ab2 | 646 | |
911bdf0a | 647 | int mtrr; |
7faf1ab2 DV |
648 | |
649 | /* global gtt ops */ | |
baa09f5f | 650 | int (*gtt_probe)(struct drm_device *dev, size_t *gtt_total, |
41907ddc BW |
651 | size_t *stolen, phys_addr_t *mappable_base, |
652 | unsigned long *mappable_end); | |
5d4545ae | 653 | }; |
853ba5d2 | 654 | #define gtt_total_entries(gtt) ((gtt).base.total >> PAGE_SHIFT) |
5d4545ae | 655 | |
1d2a314c | 656 | struct i915_hw_ppgtt { |
853ba5d2 | 657 | struct i915_address_space base; |
c7c48dfd | 658 | struct kref ref; |
c8d4c0d6 | 659 | struct drm_mm_node node; |
1d2a314c | 660 | unsigned num_pd_entries; |
37aca44a BW |
661 | union { |
662 | struct page **pt_pages; | |
663 | struct page *gen8_pt_pages; | |
664 | }; | |
665 | struct page *pd_pages; | |
666 | int num_pd_pages; | |
667 | int num_pt_pages; | |
668 | union { | |
669 | uint32_t pd_offset; | |
670 | dma_addr_t pd_dma_addr[4]; | |
671 | }; | |
672 | union { | |
673 | dma_addr_t *pt_dma_addr; | |
674 | dma_addr_t *gen8_pt_dma_addr[4]; | |
675 | }; | |
a3d67d23 BW |
676 | |
677 | int (*enable)(struct i915_hw_ppgtt *ppgtt); | |
eeb9488e BW |
678 | int (*switch_mm)(struct i915_hw_ppgtt *ppgtt, |
679 | struct intel_ring_buffer *ring, | |
680 | bool synchronous); | |
1d2a314c DV |
681 | }; |
682 | ||
e59ec13d MK |
683 | struct i915_ctx_hang_stats { |
684 | /* This context had batch pending when hang was declared */ | |
685 | unsigned batch_pending; | |
686 | ||
687 | /* This context had batch active when hang was declared */ | |
688 | unsigned batch_active; | |
be62acb4 MK |
689 | |
690 | /* Time when this context was last blamed for a GPU reset */ | |
691 | unsigned long guilty_ts; | |
692 | ||
693 | /* This context is banned to submit more work */ | |
694 | bool banned; | |
e59ec13d | 695 | }; |
40521054 BW |
696 | |
697 | /* This must match up with the value previously used for execbuf2.rsvd1. */ | |
698 | #define DEFAULT_CONTEXT_ID 0 | |
699 | struct i915_hw_context { | |
dce3271b | 700 | struct kref ref; |
40521054 | 701 | int id; |
e0556841 | 702 | bool is_initialized; |
3ccfd19d | 703 | uint8_t remap_slice; |
40521054 | 704 | struct drm_i915_file_private *file_priv; |
0009e46c | 705 | struct intel_ring_buffer *last_ring; |
40521054 | 706 | struct drm_i915_gem_object *obj; |
e59ec13d | 707 | struct i915_ctx_hang_stats hang_stats; |
c7c48dfd | 708 | struct i915_address_space *vm; |
a33afea5 BW |
709 | |
710 | struct list_head link; | |
40521054 BW |
711 | }; |
712 | ||
5c3fe8b0 BW |
713 | struct i915_fbc { |
714 | unsigned long size; | |
715 | unsigned int fb_id; | |
716 | enum plane plane; | |
717 | int y; | |
718 | ||
719 | struct drm_mm_node *compressed_fb; | |
720 | struct drm_mm_node *compressed_llb; | |
721 | ||
722 | struct intel_fbc_work { | |
723 | struct delayed_work work; | |
724 | struct drm_crtc *crtc; | |
725 | struct drm_framebuffer *fb; | |
726 | int interval; | |
727 | } *fbc_work; | |
728 | ||
29ebf90f CW |
729 | enum no_fbc_reason { |
730 | FBC_OK, /* FBC is enabled */ | |
731 | FBC_UNSUPPORTED, /* FBC is not supported by this chipset */ | |
5c3fe8b0 BW |
732 | FBC_NO_OUTPUT, /* no outputs enabled to compress */ |
733 | FBC_STOLEN_TOO_SMALL, /* not enough space for buffers */ | |
734 | FBC_UNSUPPORTED_MODE, /* interlace or doublescanned mode */ | |
735 | FBC_MODE_TOO_LARGE, /* mode too large for compression */ | |
736 | FBC_BAD_PLANE, /* fbc not supported on plane */ | |
737 | FBC_NOT_TILED, /* buffer not tiled */ | |
738 | FBC_MULTIPLE_PIPES, /* more than one pipe active */ | |
739 | FBC_MODULE_PARAM, | |
740 | FBC_CHIP_DEFAULT, /* disabled by default on this chip */ | |
741 | } no_fbc_reason; | |
b5e50c3f JB |
742 | }; |
743 | ||
a031d709 RV |
744 | struct i915_psr { |
745 | bool sink_support; | |
746 | bool source_ok; | |
3f51e471 | 747 | }; |
5c3fe8b0 | 748 | |
3bad0781 | 749 | enum intel_pch { |
f0350830 | 750 | PCH_NONE = 0, /* No PCH present */ |
3bad0781 ZW |
751 | PCH_IBX, /* Ibexpeak PCH */ |
752 | PCH_CPT, /* Cougarpoint PCH */ | |
eb877ebf | 753 | PCH_LPT, /* Lynxpoint PCH */ |
40c7ead9 | 754 | PCH_NOP, |
3bad0781 ZW |
755 | }; |
756 | ||
988d6ee8 PZ |
757 | enum intel_sbi_destination { |
758 | SBI_ICLK, | |
759 | SBI_MPHY, | |
760 | }; | |
761 | ||
b690e96c | 762 | #define QUIRK_PIPEA_FORCE (1<<0) |
435793df | 763 | #define QUIRK_LVDS_SSC_DISABLE (1<<1) |
4dca20ef | 764 | #define QUIRK_INVERT_BRIGHTNESS (1<<2) |
b690e96c | 765 | |
8be48d92 | 766 | struct intel_fbdev; |
1630fe75 | 767 | struct intel_fbc_work; |
38651674 | 768 | |
c2b9152f DV |
769 | struct intel_gmbus { |
770 | struct i2c_adapter adapter; | |
f2ce9faf | 771 | u32 force_bit; |
c2b9152f | 772 | u32 reg0; |
36c785f0 | 773 | u32 gpio_reg; |
c167a6fc | 774 | struct i2c_algo_bit_data bit_algo; |
c2b9152f DV |
775 | struct drm_i915_private *dev_priv; |
776 | }; | |
777 | ||
f4c956ad | 778 | struct i915_suspend_saved_registers { |
ba8bbcf6 JB |
779 | u8 saveLBB; |
780 | u32 saveDSPACNTR; | |
781 | u32 saveDSPBCNTR; | |
e948e994 | 782 | u32 saveDSPARB; |
ba8bbcf6 JB |
783 | u32 savePIPEACONF; |
784 | u32 savePIPEBCONF; | |
785 | u32 savePIPEASRC; | |
786 | u32 savePIPEBSRC; | |
787 | u32 saveFPA0; | |
788 | u32 saveFPA1; | |
789 | u32 saveDPLL_A; | |
790 | u32 saveDPLL_A_MD; | |
791 | u32 saveHTOTAL_A; | |
792 | u32 saveHBLANK_A; | |
793 | u32 saveHSYNC_A; | |
794 | u32 saveVTOTAL_A; | |
795 | u32 saveVBLANK_A; | |
796 | u32 saveVSYNC_A; | |
797 | u32 saveBCLRPAT_A; | |
5586c8bc | 798 | u32 saveTRANSACONF; |
42048781 ZW |
799 | u32 saveTRANS_HTOTAL_A; |
800 | u32 saveTRANS_HBLANK_A; | |
801 | u32 saveTRANS_HSYNC_A; | |
802 | u32 saveTRANS_VTOTAL_A; | |
803 | u32 saveTRANS_VBLANK_A; | |
804 | u32 saveTRANS_VSYNC_A; | |
0da3ea12 | 805 | u32 savePIPEASTAT; |
ba8bbcf6 JB |
806 | u32 saveDSPASTRIDE; |
807 | u32 saveDSPASIZE; | |
808 | u32 saveDSPAPOS; | |
585fb111 | 809 | u32 saveDSPAADDR; |
ba8bbcf6 JB |
810 | u32 saveDSPASURF; |
811 | u32 saveDSPATILEOFF; | |
812 | u32 savePFIT_PGM_RATIOS; | |
0eb96d6e | 813 | u32 saveBLC_HIST_CTL; |
ba8bbcf6 JB |
814 | u32 saveBLC_PWM_CTL; |
815 | u32 saveBLC_PWM_CTL2; | |
07bf139b | 816 | u32 saveBLC_HIST_CTL_B; |
42048781 ZW |
817 | u32 saveBLC_CPU_PWM_CTL; |
818 | u32 saveBLC_CPU_PWM_CTL2; | |
ba8bbcf6 JB |
819 | u32 saveFPB0; |
820 | u32 saveFPB1; | |
821 | u32 saveDPLL_B; | |
822 | u32 saveDPLL_B_MD; | |
823 | u32 saveHTOTAL_B; | |
824 | u32 saveHBLANK_B; | |
825 | u32 saveHSYNC_B; | |
826 | u32 saveVTOTAL_B; | |
827 | u32 saveVBLANK_B; | |
828 | u32 saveVSYNC_B; | |
829 | u32 saveBCLRPAT_B; | |
5586c8bc | 830 | u32 saveTRANSBCONF; |
42048781 ZW |
831 | u32 saveTRANS_HTOTAL_B; |
832 | u32 saveTRANS_HBLANK_B; | |
833 | u32 saveTRANS_HSYNC_B; | |
834 | u32 saveTRANS_VTOTAL_B; | |
835 | u32 saveTRANS_VBLANK_B; | |
836 | u32 saveTRANS_VSYNC_B; | |
0da3ea12 | 837 | u32 savePIPEBSTAT; |
ba8bbcf6 JB |
838 | u32 saveDSPBSTRIDE; |
839 | u32 saveDSPBSIZE; | |
840 | u32 saveDSPBPOS; | |
585fb111 | 841 | u32 saveDSPBADDR; |
ba8bbcf6 JB |
842 | u32 saveDSPBSURF; |
843 | u32 saveDSPBTILEOFF; | |
585fb111 JB |
844 | u32 saveVGA0; |
845 | u32 saveVGA1; | |
846 | u32 saveVGA_PD; | |
ba8bbcf6 JB |
847 | u32 saveVGACNTRL; |
848 | u32 saveADPA; | |
849 | u32 saveLVDS; | |
585fb111 JB |
850 | u32 savePP_ON_DELAYS; |
851 | u32 savePP_OFF_DELAYS; | |
ba8bbcf6 JB |
852 | u32 saveDVOA; |
853 | u32 saveDVOB; | |
854 | u32 saveDVOC; | |
855 | u32 savePP_ON; | |
856 | u32 savePP_OFF; | |
857 | u32 savePP_CONTROL; | |
585fb111 | 858 | u32 savePP_DIVISOR; |
ba8bbcf6 JB |
859 | u32 savePFIT_CONTROL; |
860 | u32 save_palette_a[256]; | |
861 | u32 save_palette_b[256]; | |
06027f91 | 862 | u32 saveDPFC_CB_BASE; |
ba8bbcf6 JB |
863 | u32 saveFBC_CFB_BASE; |
864 | u32 saveFBC_LL_BASE; | |
865 | u32 saveFBC_CONTROL; | |
866 | u32 saveFBC_CONTROL2; | |
0da3ea12 JB |
867 | u32 saveIER; |
868 | u32 saveIIR; | |
869 | u32 saveIMR; | |
42048781 ZW |
870 | u32 saveDEIER; |
871 | u32 saveDEIMR; | |
872 | u32 saveGTIER; | |
873 | u32 saveGTIMR; | |
874 | u32 saveFDI_RXA_IMR; | |
875 | u32 saveFDI_RXB_IMR; | |
1f84e550 | 876 | u32 saveCACHE_MODE_0; |
1f84e550 | 877 | u32 saveMI_ARB_STATE; |
ba8bbcf6 JB |
878 | u32 saveSWF0[16]; |
879 | u32 saveSWF1[16]; | |
880 | u32 saveSWF2[3]; | |
881 | u8 saveMSR; | |
882 | u8 saveSR[8]; | |
123f794f | 883 | u8 saveGR[25]; |
ba8bbcf6 | 884 | u8 saveAR_INDEX; |
a59e122a | 885 | u8 saveAR[21]; |
ba8bbcf6 | 886 | u8 saveDACMASK; |
a59e122a | 887 | u8 saveCR[37]; |
4b9de737 | 888 | uint64_t saveFENCE[I915_MAX_NUM_FENCES]; |
1fd1c624 EA |
889 | u32 saveCURACNTR; |
890 | u32 saveCURAPOS; | |
891 | u32 saveCURABASE; | |
892 | u32 saveCURBCNTR; | |
893 | u32 saveCURBPOS; | |
894 | u32 saveCURBBASE; | |
895 | u32 saveCURSIZE; | |
a4fc5ed6 KP |
896 | u32 saveDP_B; |
897 | u32 saveDP_C; | |
898 | u32 saveDP_D; | |
899 | u32 savePIPEA_GMCH_DATA_M; | |
900 | u32 savePIPEB_GMCH_DATA_M; | |
901 | u32 savePIPEA_GMCH_DATA_N; | |
902 | u32 savePIPEB_GMCH_DATA_N; | |
903 | u32 savePIPEA_DP_LINK_M; | |
904 | u32 savePIPEB_DP_LINK_M; | |
905 | u32 savePIPEA_DP_LINK_N; | |
906 | u32 savePIPEB_DP_LINK_N; | |
42048781 ZW |
907 | u32 saveFDI_RXA_CTL; |
908 | u32 saveFDI_TXA_CTL; | |
909 | u32 saveFDI_RXB_CTL; | |
910 | u32 saveFDI_TXB_CTL; | |
911 | u32 savePFA_CTL_1; | |
912 | u32 savePFB_CTL_1; | |
913 | u32 savePFA_WIN_SZ; | |
914 | u32 savePFB_WIN_SZ; | |
915 | u32 savePFA_WIN_POS; | |
916 | u32 savePFB_WIN_POS; | |
5586c8bc ZW |
917 | u32 savePCH_DREF_CONTROL; |
918 | u32 saveDISP_ARB_CTL; | |
919 | u32 savePIPEA_DATA_M1; | |
920 | u32 savePIPEA_DATA_N1; | |
921 | u32 savePIPEA_LINK_M1; | |
922 | u32 savePIPEA_LINK_N1; | |
923 | u32 savePIPEB_DATA_M1; | |
924 | u32 savePIPEB_DATA_N1; | |
925 | u32 savePIPEB_LINK_M1; | |
926 | u32 savePIPEB_LINK_N1; | |
b5b72e89 | 927 | u32 saveMCHBAR_RENDER_STANDBY; |
cda2bb78 | 928 | u32 savePCH_PORT_HOTPLUG; |
f4c956ad | 929 | }; |
c85aa885 DV |
930 | |
931 | struct intel_gen6_power_mgmt { | |
59cdb63d | 932 | /* work and pm_iir are protected by dev_priv->irq_lock */ |
c85aa885 DV |
933 | struct work_struct work; |
934 | u32 pm_iir; | |
59cdb63d | 935 | |
c85aa885 DV |
936 | /* The below variables an all the rps hw state are protected by |
937 | * dev->struct mutext. */ | |
938 | u8 cur_delay; | |
939 | u8 min_delay; | |
940 | u8 max_delay; | |
52ceb908 | 941 | u8 rpe_delay; |
dd75fdc8 CW |
942 | u8 rp1_delay; |
943 | u8 rp0_delay; | |
31c77388 | 944 | u8 hw_max; |
1a01ab3b | 945 | |
dd75fdc8 CW |
946 | int last_adj; |
947 | enum { LOW_POWER, BETWEEN, HIGH_POWER } power; | |
948 | ||
c0951f0c | 949 | bool enabled; |
1a01ab3b | 950 | struct delayed_work delayed_resume_work; |
4fc688ce JB |
951 | |
952 | /* | |
953 | * Protects RPS/RC6 register access and PCU communication. | |
954 | * Must be taken after struct_mutex if nested. | |
955 | */ | |
956 | struct mutex hw_lock; | |
c85aa885 DV |
957 | }; |
958 | ||
1a240d4d DV |
959 | /* defined intel_pm.c */ |
960 | extern spinlock_t mchdev_lock; | |
961 | ||
c85aa885 DV |
962 | struct intel_ilk_power_mgmt { |
963 | u8 cur_delay; | |
964 | u8 min_delay; | |
965 | u8 max_delay; | |
966 | u8 fmax; | |
967 | u8 fstart; | |
968 | ||
969 | u64 last_count1; | |
970 | unsigned long last_time1; | |
971 | unsigned long chipset_power; | |
972 | u64 last_count2; | |
973 | struct timespec last_time2; | |
974 | unsigned long gfx_power; | |
975 | u8 corr; | |
976 | ||
977 | int c_m; | |
978 | int r_t; | |
3e373948 DV |
979 | |
980 | struct drm_i915_gem_object *pwrctx; | |
981 | struct drm_i915_gem_object *renderctx; | |
c85aa885 DV |
982 | }; |
983 | ||
a38911a3 WX |
984 | /* Power well structure for haswell */ |
985 | struct i915_power_well { | |
c1ca727f | 986 | const char *name; |
6f3ef5dd | 987 | bool always_on; |
a38911a3 WX |
988 | /* power well enable/disable usage count */ |
989 | int count; | |
c1ca727f ID |
990 | unsigned long domains; |
991 | void *data; | |
992 | void (*set)(struct drm_device *dev, struct i915_power_well *power_well, | |
993 | bool enable); | |
994 | bool (*is_enabled)(struct drm_device *dev, | |
995 | struct i915_power_well *power_well); | |
a38911a3 WX |
996 | }; |
997 | ||
83c00f55 | 998 | struct i915_power_domains { |
baa70707 ID |
999 | /* |
1000 | * Power wells needed for initialization at driver init and suspend | |
1001 | * time are on. They are kept on until after the first modeset. | |
1002 | */ | |
1003 | bool init_power_on; | |
c1ca727f | 1004 | int power_well_count; |
baa70707 | 1005 | |
83c00f55 | 1006 | struct mutex lock; |
1da51581 | 1007 | int domain_use_count[POWER_DOMAIN_NUM]; |
c1ca727f | 1008 | struct i915_power_well *power_wells; |
83c00f55 ID |
1009 | }; |
1010 | ||
231f42a4 DV |
1011 | struct i915_dri1_state { |
1012 | unsigned allow_batchbuffer : 1; | |
1013 | u32 __iomem *gfx_hws_cpu_addr; | |
1014 | ||
1015 | unsigned int cpp; | |
1016 | int back_offset; | |
1017 | int front_offset; | |
1018 | int current_page; | |
1019 | int page_flipping; | |
1020 | ||
1021 | uint32_t counter; | |
1022 | }; | |
1023 | ||
db1b76ca DV |
1024 | struct i915_ums_state { |
1025 | /** | |
1026 | * Flag if the X Server, and thus DRM, is not currently in | |
1027 | * control of the device. | |
1028 | * | |
1029 | * This is set between LeaveVT and EnterVT. It needs to be | |
1030 | * replaced with a semaphore. It also needs to be | |
1031 | * transitioned away from for kernel modesetting. | |
1032 | */ | |
1033 | int mm_suspended; | |
1034 | }; | |
1035 | ||
35a85ac6 | 1036 | #define MAX_L3_SLICES 2 |
a4da4fa4 | 1037 | struct intel_l3_parity { |
35a85ac6 | 1038 | u32 *remap_info[MAX_L3_SLICES]; |
a4da4fa4 | 1039 | struct work_struct error_work; |
35a85ac6 | 1040 | int which_slice; |
a4da4fa4 DV |
1041 | }; |
1042 | ||
4b5aed62 | 1043 | struct i915_gem_mm { |
4b5aed62 DV |
1044 | /** Memory allocator for GTT stolen memory */ |
1045 | struct drm_mm stolen; | |
4b5aed62 DV |
1046 | /** List of all objects in gtt_space. Used to restore gtt |
1047 | * mappings on resume */ | |
1048 | struct list_head bound_list; | |
1049 | /** | |
1050 | * List of objects which are not bound to the GTT (thus | |
1051 | * are idle and not used by the GPU) but still have | |
1052 | * (presumably uncached) pages still attached. | |
1053 | */ | |
1054 | struct list_head unbound_list; | |
1055 | ||
1056 | /** Usable portion of the GTT for GEM */ | |
1057 | unsigned long stolen_base; /* limited to low memory (32-bit) */ | |
1058 | ||
4b5aed62 DV |
1059 | /** PPGTT used for aliasing the PPGTT with the GTT */ |
1060 | struct i915_hw_ppgtt *aliasing_ppgtt; | |
1061 | ||
1062 | struct shrinker inactive_shrinker; | |
1063 | bool shrinker_no_lock_stealing; | |
1064 | ||
4b5aed62 DV |
1065 | /** LRU list of objects with fence regs on them. */ |
1066 | struct list_head fence_list; | |
1067 | ||
1068 | /** | |
1069 | * We leave the user IRQ off as much as possible, | |
1070 | * but this means that requests will finish and never | |
1071 | * be retired once the system goes idle. Set a timer to | |
1072 | * fire periodically while the ring is running. When it | |
1073 | * fires, go retire requests. | |
1074 | */ | |
1075 | struct delayed_work retire_work; | |
1076 | ||
b29c19b6 CW |
1077 | /** |
1078 | * When we detect an idle GPU, we want to turn on | |
1079 | * powersaving features. So once we see that there | |
1080 | * are no more requests outstanding and no more | |
1081 | * arrive within a small period of time, we fire | |
1082 | * off the idle_work. | |
1083 | */ | |
1084 | struct delayed_work idle_work; | |
1085 | ||
4b5aed62 DV |
1086 | /** |
1087 | * Are we in a non-interruptible section of code like | |
1088 | * modesetting? | |
1089 | */ | |
1090 | bool interruptible; | |
1091 | ||
4b5aed62 DV |
1092 | /** Bit 6 swizzling required for X tiling */ |
1093 | uint32_t bit_6_swizzle_x; | |
1094 | /** Bit 6 swizzling required for Y tiling */ | |
1095 | uint32_t bit_6_swizzle_y; | |
1096 | ||
1097 | /* storage for physical objects */ | |
1098 | struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT]; | |
1099 | ||
1100 | /* accounting, useful for userland debugging */ | |
c20e8355 | 1101 | spinlock_t object_stat_lock; |
4b5aed62 DV |
1102 | size_t object_memory; |
1103 | u32 object_count; | |
1104 | }; | |
1105 | ||
edc3d884 MK |
1106 | struct drm_i915_error_state_buf { |
1107 | unsigned bytes; | |
1108 | unsigned size; | |
1109 | int err; | |
1110 | u8 *buf; | |
1111 | loff_t start; | |
1112 | loff_t pos; | |
1113 | }; | |
1114 | ||
fc16b48b MK |
1115 | struct i915_error_state_file_priv { |
1116 | struct drm_device *dev; | |
1117 | struct drm_i915_error_state *error; | |
1118 | }; | |
1119 | ||
99584db3 DV |
1120 | struct i915_gpu_error { |
1121 | /* For hangcheck timer */ | |
1122 | #define DRM_I915_HANGCHECK_PERIOD 1500 /* in ms */ | |
1123 | #define DRM_I915_HANGCHECK_JIFFIES msecs_to_jiffies(DRM_I915_HANGCHECK_PERIOD) | |
be62acb4 MK |
1124 | /* Hang gpu twice in this window and your context gets banned */ |
1125 | #define DRM_I915_CTX_BAN_PERIOD DIV_ROUND_UP(8*DRM_I915_HANGCHECK_PERIOD, 1000) | |
1126 | ||
99584db3 | 1127 | struct timer_list hangcheck_timer; |
99584db3 DV |
1128 | |
1129 | /* For reset and error_state handling. */ | |
1130 | spinlock_t lock; | |
1131 | /* Protected by the above dev->gpu_error.lock. */ | |
1132 | struct drm_i915_error_state *first_error; | |
1133 | struct work_struct work; | |
99584db3 | 1134 | |
094f9a54 CW |
1135 | |
1136 | unsigned long missed_irq_rings; | |
1137 | ||
1f83fee0 | 1138 | /** |
2ac0f450 | 1139 | * State variable controlling the reset flow and count |
1f83fee0 | 1140 | * |
2ac0f450 MK |
1141 | * This is a counter which gets incremented when reset is triggered, |
1142 | * and again when reset has been handled. So odd values (lowest bit set) | |
1143 | * means that reset is in progress and even values that | |
1144 | * (reset_counter >> 1):th reset was successfully completed. | |
1145 | * | |
1146 | * If reset is not completed succesfully, the I915_WEDGE bit is | |
1147 | * set meaning that hardware is terminally sour and there is no | |
1148 | * recovery. All waiters on the reset_queue will be woken when | |
1149 | * that happens. | |
1150 | * | |
1151 | * This counter is used by the wait_seqno code to notice that reset | |
1152 | * event happened and it needs to restart the entire ioctl (since most | |
1153 | * likely the seqno it waited for won't ever signal anytime soon). | |
f69061be DV |
1154 | * |
1155 | * This is important for lock-free wait paths, where no contended lock | |
1156 | * naturally enforces the correct ordering between the bail-out of the | |
1157 | * waiter and the gpu reset work code. | |
1f83fee0 DV |
1158 | */ |
1159 | atomic_t reset_counter; | |
1160 | ||
1f83fee0 | 1161 | #define I915_RESET_IN_PROGRESS_FLAG 1 |
2ac0f450 | 1162 | #define I915_WEDGED (1 << 31) |
1f83fee0 DV |
1163 | |
1164 | /** | |
1165 | * Waitqueue to signal when the reset has completed. Used by clients | |
1166 | * that wait for dev_priv->mm.wedged to settle. | |
1167 | */ | |
1168 | wait_queue_head_t reset_queue; | |
33196ded | 1169 | |
99584db3 DV |
1170 | /* For gpu hang simulation. */ |
1171 | unsigned int stop_rings; | |
094f9a54 CW |
1172 | |
1173 | /* For missed irq/seqno simulation. */ | |
1174 | unsigned int test_irq_rings; | |
99584db3 DV |
1175 | }; |
1176 | ||
b8efb17b ZR |
1177 | enum modeset_restore { |
1178 | MODESET_ON_LID_OPEN, | |
1179 | MODESET_DONE, | |
1180 | MODESET_SUSPENDED, | |
1181 | }; | |
1182 | ||
6acab15a PZ |
1183 | struct ddi_vbt_port_info { |
1184 | uint8_t hdmi_level_shift; | |
311a2094 PZ |
1185 | |
1186 | uint8_t supports_dvi:1; | |
1187 | uint8_t supports_hdmi:1; | |
1188 | uint8_t supports_dp:1; | |
6acab15a PZ |
1189 | }; |
1190 | ||
41aa3448 RV |
1191 | struct intel_vbt_data { |
1192 | struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */ | |
1193 | struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */ | |
1194 | ||
1195 | /* Feature bits */ | |
1196 | unsigned int int_tv_support:1; | |
1197 | unsigned int lvds_dither:1; | |
1198 | unsigned int lvds_vbt:1; | |
1199 | unsigned int int_crt_support:1; | |
1200 | unsigned int lvds_use_ssc:1; | |
1201 | unsigned int display_clock_mode:1; | |
1202 | unsigned int fdi_rx_polarity_inverted:1; | |
1203 | int lvds_ssc_freq; | |
1204 | unsigned int bios_lvds_val; /* initial [PCH_]LVDS reg val in VBIOS */ | |
1205 | ||
1206 | /* eDP */ | |
1207 | int edp_rate; | |
1208 | int edp_lanes; | |
1209 | int edp_preemphasis; | |
1210 | int edp_vswing; | |
1211 | bool edp_initialized; | |
1212 | bool edp_support; | |
1213 | int edp_bpp; | |
1214 | struct edp_power_seq edp_pps; | |
1215 | ||
d17c5443 SK |
1216 | /* MIPI DSI */ |
1217 | struct { | |
1218 | u16 panel_id; | |
1219 | } dsi; | |
1220 | ||
41aa3448 RV |
1221 | int crt_ddc_pin; |
1222 | ||
1223 | int child_dev_num; | |
768f69c9 | 1224 | union child_device_config *child_dev; |
6acab15a PZ |
1225 | |
1226 | struct ddi_vbt_port_info ddi_port_info[I915_MAX_PORTS]; | |
41aa3448 RV |
1227 | }; |
1228 | ||
77c122bc VS |
1229 | enum intel_ddb_partitioning { |
1230 | INTEL_DDB_PART_1_2, | |
1231 | INTEL_DDB_PART_5_6, /* IVB+ */ | |
1232 | }; | |
1233 | ||
1fd527cc VS |
1234 | struct intel_wm_level { |
1235 | bool enable; | |
1236 | uint32_t pri_val; | |
1237 | uint32_t spr_val; | |
1238 | uint32_t cur_val; | |
1239 | uint32_t fbc_val; | |
1240 | }; | |
1241 | ||
609cedef VS |
1242 | struct hsw_wm_values { |
1243 | uint32_t wm_pipe[3]; | |
1244 | uint32_t wm_lp[3]; | |
1245 | uint32_t wm_lp_spr[3]; | |
1246 | uint32_t wm_linetime[3]; | |
1247 | bool enable_fbc_wm; | |
1248 | enum intel_ddb_partitioning partitioning; | |
1249 | }; | |
1250 | ||
c67a470b PZ |
1251 | /* |
1252 | * This struct tracks the state needed for the Package C8+ feature. | |
1253 | * | |
1254 | * Package states C8 and deeper are really deep PC states that can only be | |
1255 | * reached when all the devices on the system allow it, so even if the graphics | |
1256 | * device allows PC8+, it doesn't mean the system will actually get to these | |
1257 | * states. | |
1258 | * | |
1259 | * Our driver only allows PC8+ when all the outputs are disabled, the power well | |
1260 | * is disabled and the GPU is idle. When these conditions are met, we manually | |
1261 | * do the other conditions: disable the interrupts, clocks and switch LCPLL | |
1262 | * refclk to Fclk. | |
1263 | * | |
1264 | * When we really reach PC8 or deeper states (not just when we allow it) we lose | |
1265 | * the state of some registers, so when we come back from PC8+ we need to | |
1266 | * restore this state. We don't get into PC8+ if we're not in RC6, so we don't | |
1267 | * need to take care of the registers kept by RC6. | |
1268 | * | |
1269 | * The interrupt disabling is part of the requirements. We can only leave the | |
1270 | * PCH HPD interrupts enabled. If we're in PC8+ and we get another interrupt we | |
1271 | * can lock the machine. | |
1272 | * | |
1273 | * Ideally every piece of our code that needs PC8+ disabled would call | |
1274 | * hsw_disable_package_c8, which would increment disable_count and prevent the | |
1275 | * system from reaching PC8+. But we don't have a symmetric way to do this for | |
1276 | * everything, so we have the requirements_met and gpu_idle variables. When we | |
1277 | * switch requirements_met or gpu_idle to true we decrease disable_count, and | |
1278 | * increase it in the opposite case. The requirements_met variable is true when | |
1279 | * all the CRTCs, encoders and the power well are disabled. The gpu_idle | |
1280 | * variable is true when the GPU is idle. | |
1281 | * | |
1282 | * In addition to everything, we only actually enable PC8+ if disable_count | |
1283 | * stays at zero for at least some seconds. This is implemented with the | |
1284 | * enable_work variable. We do this so we don't enable/disable PC8 dozens of | |
1285 | * consecutive times when all screens are disabled and some background app | |
1286 | * queries the state of our connectors, or we have some application constantly | |
1287 | * waking up to use the GPU. Only after the enable_work function actually | |
1288 | * enables PC8+ the "enable" variable will become true, which means that it can | |
1289 | * be false even if disable_count is 0. | |
1290 | * | |
1291 | * The irqs_disabled variable becomes true exactly after we disable the IRQs and | |
1292 | * goes back to false exactly before we reenable the IRQs. We use this variable | |
1293 | * to check if someone is trying to enable/disable IRQs while they're supposed | |
1294 | * to be disabled. This shouldn't happen and we'll print some error messages in | |
1295 | * case it happens, but if it actually happens we'll also update the variables | |
1296 | * inside struct regsave so when we restore the IRQs they will contain the | |
1297 | * latest expected values. | |
1298 | * | |
1299 | * For more, read "Display Sequences for Package C8" on our documentation. | |
1300 | */ | |
1301 | struct i915_package_c8 { | |
1302 | bool requirements_met; | |
1303 | bool gpu_idle; | |
1304 | bool irqs_disabled; | |
1305 | /* Only true after the delayed work task actually enables it. */ | |
1306 | bool enabled; | |
1307 | int disable_count; | |
1308 | struct mutex lock; | |
1309 | struct delayed_work enable_work; | |
1310 | ||
1311 | struct { | |
1312 | uint32_t deimr; | |
1313 | uint32_t sdeimr; | |
1314 | uint32_t gtimr; | |
1315 | uint32_t gtier; | |
1316 | uint32_t gen6_pmimr; | |
1317 | } regsave; | |
1318 | }; | |
1319 | ||
926321d5 DV |
1320 | enum intel_pipe_crc_source { |
1321 | INTEL_PIPE_CRC_SOURCE_NONE, | |
1322 | INTEL_PIPE_CRC_SOURCE_PLANE1, | |
1323 | INTEL_PIPE_CRC_SOURCE_PLANE2, | |
1324 | INTEL_PIPE_CRC_SOURCE_PF, | |
5b3a856b | 1325 | INTEL_PIPE_CRC_SOURCE_PIPE, |
3d099a05 DV |
1326 | /* TV/DP on pre-gen5/vlv can't use the pipe source. */ |
1327 | INTEL_PIPE_CRC_SOURCE_TV, | |
1328 | INTEL_PIPE_CRC_SOURCE_DP_B, | |
1329 | INTEL_PIPE_CRC_SOURCE_DP_C, | |
1330 | INTEL_PIPE_CRC_SOURCE_DP_D, | |
46a19188 | 1331 | INTEL_PIPE_CRC_SOURCE_AUTO, |
926321d5 DV |
1332 | INTEL_PIPE_CRC_SOURCE_MAX, |
1333 | }; | |
1334 | ||
8bf1e9f1 | 1335 | struct intel_pipe_crc_entry { |
ac2300d4 | 1336 | uint32_t frame; |
8bf1e9f1 SH |
1337 | uint32_t crc[5]; |
1338 | }; | |
1339 | ||
b2c88f5b | 1340 | #define INTEL_PIPE_CRC_ENTRIES_NR 128 |
8bf1e9f1 | 1341 | struct intel_pipe_crc { |
d538bbdf DL |
1342 | spinlock_t lock; |
1343 | bool opened; /* exclusive access to the result file */ | |
e5f75aca | 1344 | struct intel_pipe_crc_entry *entries; |
926321d5 | 1345 | enum intel_pipe_crc_source source; |
d538bbdf | 1346 | int head, tail; |
07144428 | 1347 | wait_queue_head_t wq; |
8bf1e9f1 SH |
1348 | }; |
1349 | ||
f4c956ad DV |
1350 | typedef struct drm_i915_private { |
1351 | struct drm_device *dev; | |
42dcedd4 | 1352 | struct kmem_cache *slab; |
f4c956ad DV |
1353 | |
1354 | const struct intel_device_info *info; | |
1355 | ||
1356 | int relative_constants_mode; | |
1357 | ||
1358 | void __iomem *regs; | |
1359 | ||
907b28c5 | 1360 | struct intel_uncore uncore; |
f4c956ad DV |
1361 | |
1362 | struct intel_gmbus gmbus[GMBUS_NUM_PORTS]; | |
1363 | ||
28c70f16 | 1364 | |
f4c956ad DV |
1365 | /** gmbus_mutex protects against concurrent usage of the single hw gmbus |
1366 | * controller on different i2c buses. */ | |
1367 | struct mutex gmbus_mutex; | |
1368 | ||
1369 | /** | |
1370 | * Base address of the gmbus and gpio block. | |
1371 | */ | |
1372 | uint32_t gpio_mmio_base; | |
1373 | ||
28c70f16 DV |
1374 | wait_queue_head_t gmbus_wait_queue; |
1375 | ||
f4c956ad DV |
1376 | struct pci_dev *bridge_dev; |
1377 | struct intel_ring_buffer ring[I915_NUM_RINGS]; | |
f72b3435 | 1378 | uint32_t last_seqno, next_seqno; |
f4c956ad DV |
1379 | |
1380 | drm_dma_handle_t *status_page_dmah; | |
f4c956ad DV |
1381 | struct resource mch_res; |
1382 | ||
1383 | atomic_t irq_received; | |
1384 | ||
1385 | /* protects the irq masks */ | |
1386 | spinlock_t irq_lock; | |
1387 | ||
9ee32fea DV |
1388 | /* To control wakeup latency, e.g. for irq-driven dp aux transfers. */ |
1389 | struct pm_qos_request pm_qos; | |
1390 | ||
f4c956ad | 1391 | /* DPIO indirect register protection */ |
09153000 | 1392 | struct mutex dpio_lock; |
f4c956ad DV |
1393 | |
1394 | /** Cached value of IMR to avoid reads in updating the bitfield */ | |
abd58f01 BW |
1395 | union { |
1396 | u32 irq_mask; | |
1397 | u32 de_irq_mask[I915_MAX_PIPES]; | |
1398 | }; | |
f4c956ad | 1399 | u32 gt_irq_mask; |
605cd25b | 1400 | u32 pm_irq_mask; |
f4c956ad | 1401 | |
f4c956ad | 1402 | struct work_struct hotplug_work; |
52d7eced | 1403 | bool enable_hotplug_processing; |
b543fb04 EE |
1404 | struct { |
1405 | unsigned long hpd_last_jiffies; | |
1406 | int hpd_cnt; | |
1407 | enum { | |
1408 | HPD_ENABLED = 0, | |
1409 | HPD_DISABLED = 1, | |
1410 | HPD_MARK_DISABLED = 2 | |
1411 | } hpd_mark; | |
1412 | } hpd_stats[HPD_NUM_PINS]; | |
142e2398 | 1413 | u32 hpd_event_bits; |
ac4c16c5 | 1414 | struct timer_list hotplug_reenable_timer; |
f4c956ad | 1415 | |
7f1f3851 | 1416 | int num_plane; |
f4c956ad | 1417 | |
5c3fe8b0 | 1418 | struct i915_fbc fbc; |
f4c956ad | 1419 | struct intel_opregion opregion; |
41aa3448 | 1420 | struct intel_vbt_data vbt; |
f4c956ad DV |
1421 | |
1422 | /* overlay */ | |
1423 | struct intel_overlay *overlay; | |
2c6602df | 1424 | unsigned int sprite_scaling_enabled; |
f4c956ad | 1425 | |
58c68779 JN |
1426 | /* backlight registers and fields in struct intel_panel */ |
1427 | spinlock_t backlight_lock; | |
31ad8ec6 | 1428 | |
f4c956ad | 1429 | /* LVDS info */ |
f4c956ad DV |
1430 | bool no_aux_handshake; |
1431 | ||
f4c956ad DV |
1432 | struct drm_i915_fence_reg fence_regs[I915_MAX_NUM_FENCES]; /* assume 965 */ |
1433 | int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */ | |
1434 | int num_fence_regs; /* 8 on pre-965, 16 otherwise */ | |
1435 | ||
1436 | unsigned int fsb_freq, mem_freq, is_ddr3; | |
1437 | ||
645416f5 DV |
1438 | /** |
1439 | * wq - Driver workqueue for GEM. | |
1440 | * | |
1441 | * NOTE: Work items scheduled here are not allowed to grab any modeset | |
1442 | * locks, for otherwise the flushing done in the pageflip code will | |
1443 | * result in deadlocks. | |
1444 | */ | |
f4c956ad DV |
1445 | struct workqueue_struct *wq; |
1446 | ||
1447 | /* Display functions */ | |
1448 | struct drm_i915_display_funcs display; | |
1449 | ||
1450 | /* PCH chipset type */ | |
1451 | enum intel_pch pch_type; | |
17a303ec | 1452 | unsigned short pch_id; |
f4c956ad DV |
1453 | |
1454 | unsigned long quirks; | |
1455 | ||
b8efb17b ZR |
1456 | enum modeset_restore modeset_restore; |
1457 | struct mutex modeset_restore_lock; | |
673a394b | 1458 | |
a7bbbd63 | 1459 | struct list_head vm_list; /* Global list of all address spaces */ |
853ba5d2 | 1460 | struct i915_gtt gtt; /* VMA representing the global address space */ |
5d4545ae | 1461 | |
4b5aed62 | 1462 | struct i915_gem_mm mm; |
8781342d | 1463 | |
8781342d DV |
1464 | /* Kernel Modesetting */ |
1465 | ||
9b9d172d | 1466 | struct sdvo_device_mapping sdvo_mappings[2]; |
652c393a | 1467 | |
27f8227b JB |
1468 | struct drm_crtc *plane_to_crtc_mapping[3]; |
1469 | struct drm_crtc *pipe_to_crtc_mapping[3]; | |
6b95a207 KH |
1470 | wait_queue_head_t pending_flip_queue; |
1471 | ||
c4597872 DV |
1472 | #ifdef CONFIG_DEBUG_FS |
1473 | struct intel_pipe_crc pipe_crc[I915_MAX_PIPES]; | |
1474 | #endif | |
1475 | ||
e72f9fbf DV |
1476 | int num_shared_dpll; |
1477 | struct intel_shared_dpll shared_dplls[I915_NUM_PLLS]; | |
6441ab5f | 1478 | struct intel_ddi_plls ddi_plls; |
e4607fcf | 1479 | int dpio_phy_iosf_port[I915_NUM_PHYS_VLV]; |
ee7b9f93 | 1480 | |
652c393a JB |
1481 | /* Reclocking support */ |
1482 | bool render_reclock_avail; | |
1483 | bool lvds_downclock_avail; | |
18f9ed12 ZY |
1484 | /* indicates the reduced downclock for LVDS*/ |
1485 | int lvds_downclock; | |
652c393a | 1486 | u16 orig_clock; |
f97108d1 | 1487 | |
c4804411 | 1488 | bool mchbar_need_disable; |
f97108d1 | 1489 | |
a4da4fa4 DV |
1490 | struct intel_l3_parity l3_parity; |
1491 | ||
59124506 BW |
1492 | /* Cannot be determined by PCIID. You must always read a register. */ |
1493 | size_t ellc_size; | |
1494 | ||
c6a828d3 | 1495 | /* gen6+ rps state */ |
c85aa885 | 1496 | struct intel_gen6_power_mgmt rps; |
c6a828d3 | 1497 | |
20e4d407 DV |
1498 | /* ilk-only ips/rps state. Everything in here is protected by the global |
1499 | * mchdev_lock in intel_pm.c */ | |
c85aa885 | 1500 | struct intel_ilk_power_mgmt ips; |
b5e50c3f | 1501 | |
83c00f55 | 1502 | struct i915_power_domains power_domains; |
a38911a3 | 1503 | |
a031d709 | 1504 | struct i915_psr psr; |
3f51e471 | 1505 | |
99584db3 | 1506 | struct i915_gpu_error gpu_error; |
ae681d96 | 1507 | |
c9cddffc JB |
1508 | struct drm_i915_gem_object *vlv_pctx; |
1509 | ||
4520f53a | 1510 | #ifdef CONFIG_DRM_I915_FBDEV |
8be48d92 DA |
1511 | /* list of fbdev register on this device */ |
1512 | struct intel_fbdev *fbdev; | |
4520f53a | 1513 | #endif |
e953fd7b | 1514 | |
073f34d9 JB |
1515 | /* |
1516 | * The console may be contended at resume, but we don't | |
1517 | * want it to block on it. | |
1518 | */ | |
1519 | struct work_struct console_resume_work; | |
1520 | ||
e953fd7b | 1521 | struct drm_property *broadcast_rgb_property; |
3f43c48d | 1522 | struct drm_property *force_audio_property; |
e3689190 | 1523 | |
254f965c | 1524 | uint32_t hw_context_size; |
a33afea5 | 1525 | struct list_head context_list; |
f4c956ad | 1526 | |
3e68320e | 1527 | u32 fdi_rx_config; |
68d18ad7 | 1528 | |
f4c956ad | 1529 | struct i915_suspend_saved_registers regfile; |
231f42a4 | 1530 | |
53615a5e VS |
1531 | struct { |
1532 | /* | |
1533 | * Raw watermark latency values: | |
1534 | * in 0.1us units for WM0, | |
1535 | * in 0.5us units for WM1+. | |
1536 | */ | |
1537 | /* primary */ | |
1538 | uint16_t pri_latency[5]; | |
1539 | /* sprite */ | |
1540 | uint16_t spr_latency[5]; | |
1541 | /* cursor */ | |
1542 | uint16_t cur_latency[5]; | |
609cedef VS |
1543 | |
1544 | /* current hardware state */ | |
1545 | struct hsw_wm_values hw; | |
53615a5e VS |
1546 | } wm; |
1547 | ||
c67a470b PZ |
1548 | struct i915_package_c8 pc8; |
1549 | ||
231f42a4 DV |
1550 | /* Old dri1 support infrastructure, beware the dragons ya fools entering |
1551 | * here! */ | |
1552 | struct i915_dri1_state dri1; | |
db1b76ca DV |
1553 | /* Old ums support infrastructure, same warning applies. */ |
1554 | struct i915_ums_state ums; | |
1da177e4 LT |
1555 | } drm_i915_private_t; |
1556 | ||
2c1792a1 CW |
1557 | static inline struct drm_i915_private *to_i915(const struct drm_device *dev) |
1558 | { | |
1559 | return dev->dev_private; | |
1560 | } | |
1561 | ||
b4519513 CW |
1562 | /* Iterate over initialised rings */ |
1563 | #define for_each_ring(ring__, dev_priv__, i__) \ | |
1564 | for ((i__) = 0; (i__) < I915_NUM_RINGS; (i__)++) \ | |
1565 | if (((ring__) = &(dev_priv__)->ring[(i__)]), intel_ring_initialized((ring__))) | |
1566 | ||
b1d7e4b4 WF |
1567 | enum hdmi_force_audio { |
1568 | HDMI_AUDIO_OFF_DVI = -2, /* no aux data for HDMI-DVI converter */ | |
1569 | HDMI_AUDIO_OFF, /* force turn off HDMI audio */ | |
1570 | HDMI_AUDIO_AUTO, /* trust EDID */ | |
1571 | HDMI_AUDIO_ON, /* force turn on HDMI audio */ | |
1572 | }; | |
1573 | ||
190d6cd5 | 1574 | #define I915_GTT_OFFSET_NONE ((u32)-1) |
ed2f3452 | 1575 | |
37e680a1 CW |
1576 | struct drm_i915_gem_object_ops { |
1577 | /* Interface between the GEM object and its backing storage. | |
1578 | * get_pages() is called once prior to the use of the associated set | |
1579 | * of pages before to binding them into the GTT, and put_pages() is | |
1580 | * called after we no longer need them. As we expect there to be | |
1581 | * associated cost with migrating pages between the backing storage | |
1582 | * and making them available for the GPU (e.g. clflush), we may hold | |
1583 | * onto the pages after they are no longer referenced by the GPU | |
1584 | * in case they may be used again shortly (for example migrating the | |
1585 | * pages to a different memory domain within the GTT). put_pages() | |
1586 | * will therefore most likely be called when the object itself is | |
1587 | * being released or under memory pressure (where we attempt to | |
1588 | * reap pages for the shrinker). | |
1589 | */ | |
1590 | int (*get_pages)(struct drm_i915_gem_object *); | |
1591 | void (*put_pages)(struct drm_i915_gem_object *); | |
1592 | }; | |
1593 | ||
673a394b | 1594 | struct drm_i915_gem_object { |
c397b908 | 1595 | struct drm_gem_object base; |
673a394b | 1596 | |
37e680a1 CW |
1597 | const struct drm_i915_gem_object_ops *ops; |
1598 | ||
2f633156 BW |
1599 | /** List of VMAs backed by this object */ |
1600 | struct list_head vma_list; | |
1601 | ||
c1ad11fc CW |
1602 | /** Stolen memory for this object, instead of being backed by shmem. */ |
1603 | struct drm_mm_node *stolen; | |
35c20a60 | 1604 | struct list_head global_list; |
673a394b | 1605 | |
69dc4987 | 1606 | struct list_head ring_list; |
b25cb2f8 BW |
1607 | /** Used in execbuf to temporarily hold a ref */ |
1608 | struct list_head obj_exec_link; | |
673a394b EA |
1609 | |
1610 | /** | |
65ce3027 CW |
1611 | * This is set if the object is on the active lists (has pending |
1612 | * rendering and so a non-zero seqno), and is not set if it i s on | |
1613 | * inactive (ready to be unbound) list. | |
673a394b | 1614 | */ |
0206e353 | 1615 | unsigned int active:1; |
673a394b EA |
1616 | |
1617 | /** | |
1618 | * This is set if the object has been written to since last bound | |
1619 | * to the GTT | |
1620 | */ | |
0206e353 | 1621 | unsigned int dirty:1; |
778c3544 DV |
1622 | |
1623 | /** | |
1624 | * Fence register bits (if any) for this object. Will be set | |
1625 | * as needed when mapped into the GTT. | |
1626 | * Protected by dev->struct_mutex. | |
778c3544 | 1627 | */ |
4b9de737 | 1628 | signed int fence_reg:I915_MAX_NUM_FENCE_BITS; |
778c3544 | 1629 | |
778c3544 DV |
1630 | /** |
1631 | * Advice: are the backing pages purgeable? | |
1632 | */ | |
0206e353 | 1633 | unsigned int madv:2; |
778c3544 | 1634 | |
778c3544 DV |
1635 | /** |
1636 | * Current tiling mode for the object. | |
1637 | */ | |
0206e353 | 1638 | unsigned int tiling_mode:2; |
5d82e3e6 CW |
1639 | /** |
1640 | * Whether the tiling parameters for the currently associated fence | |
1641 | * register have changed. Note that for the purposes of tracking | |
1642 | * tiling changes we also treat the unfenced register, the register | |
1643 | * slot that the object occupies whilst it executes a fenced | |
1644 | * command (such as BLT on gen2/3), as a "fence". | |
1645 | */ | |
1646 | unsigned int fence_dirty:1; | |
778c3544 | 1647 | |
75e9e915 DV |
1648 | /** |
1649 | * Is the object at the current location in the gtt mappable and | |
1650 | * fenceable? Used to avoid costly recalculations. | |
1651 | */ | |
0206e353 | 1652 | unsigned int map_and_fenceable:1; |
75e9e915 | 1653 | |
fb7d516a DV |
1654 | /** |
1655 | * Whether the current gtt mapping needs to be mappable (and isn't just | |
1656 | * mappable by accident). Track pin and fault separate for a more | |
1657 | * accurate mappable working set. | |
1658 | */ | |
0206e353 AJ |
1659 | unsigned int fault_mappable:1; |
1660 | unsigned int pin_mappable:1; | |
cc98b413 | 1661 | unsigned int pin_display:1; |
fb7d516a | 1662 | |
caea7476 CW |
1663 | /* |
1664 | * Is the GPU currently using a fence to access this buffer, | |
1665 | */ | |
1666 | unsigned int pending_fenced_gpu_access:1; | |
1667 | unsigned int fenced_gpu_access:1; | |
1668 | ||
651d794f | 1669 | unsigned int cache_level:3; |
93dfb40c | 1670 | |
7bddb01f | 1671 | unsigned int has_aliasing_ppgtt_mapping:1; |
74898d7e | 1672 | unsigned int has_global_gtt_mapping:1; |
9da3da66 | 1673 | unsigned int has_dma_mapping:1; |
7bddb01f | 1674 | |
9da3da66 | 1675 | struct sg_table *pages; |
a5570178 | 1676 | int pages_pin_count; |
673a394b | 1677 | |
1286ff73 | 1678 | /* prime dma-buf support */ |
9a70cc2a DA |
1679 | void *dma_buf_vmapping; |
1680 | int vmapping_count; | |
1681 | ||
caea7476 CW |
1682 | struct intel_ring_buffer *ring; |
1683 | ||
1c293ea3 | 1684 | /** Breadcrumb of last rendering to the buffer. */ |
0201f1ec CW |
1685 | uint32_t last_read_seqno; |
1686 | uint32_t last_write_seqno; | |
caea7476 CW |
1687 | /** Breadcrumb of last fenced GPU access to the buffer. */ |
1688 | uint32_t last_fenced_seqno; | |
673a394b | 1689 | |
778c3544 | 1690 | /** Current tiling stride for the object, if it's tiled. */ |
de151cf6 | 1691 | uint32_t stride; |
673a394b | 1692 | |
80075d49 DV |
1693 | /** References from framebuffers, locks out tiling changes. */ |
1694 | unsigned long framebuffer_references; | |
1695 | ||
280b713b | 1696 | /** Record of address bit 17 of each page at last unbind. */ |
d312ec25 | 1697 | unsigned long *bit_17; |
280b713b | 1698 | |
79e53945 | 1699 | /** User space pin count and filp owning the pin */ |
aa5f8021 | 1700 | unsigned long user_pin_count; |
79e53945 | 1701 | struct drm_file *pin_filp; |
71acb5eb DA |
1702 | |
1703 | /** for phy allocated objects */ | |
1704 | struct drm_i915_gem_phys_object *phys_obj; | |
673a394b | 1705 | }; |
b45305fc | 1706 | #define to_gem_object(obj) (&((struct drm_i915_gem_object *)(obj))->base) |
673a394b | 1707 | |
62b8b215 | 1708 | #define to_intel_bo(x) container_of(x, struct drm_i915_gem_object, base) |
23010e43 | 1709 | |
673a394b EA |
1710 | /** |
1711 | * Request queue structure. | |
1712 | * | |
1713 | * The request queue allows us to note sequence numbers that have been emitted | |
1714 | * and may be associated with active buffers to be retired. | |
1715 | * | |
1716 | * By keeping this list, we can avoid having to do questionable | |
1717 | * sequence-number comparisons on buffer last_rendering_seqnos, and associate | |
1718 | * an emission time with seqnos for tracking how far ahead of the GPU we are. | |
1719 | */ | |
1720 | struct drm_i915_gem_request { | |
852835f3 ZN |
1721 | /** On Which ring this request was generated */ |
1722 | struct intel_ring_buffer *ring; | |
1723 | ||
673a394b EA |
1724 | /** GEM sequence number associated with this request. */ |
1725 | uint32_t seqno; | |
1726 | ||
7d736f4f MK |
1727 | /** Position in the ringbuffer of the start of the request */ |
1728 | u32 head; | |
1729 | ||
1730 | /** Position in the ringbuffer of the end of the request */ | |
a71d8d94 CW |
1731 | u32 tail; |
1732 | ||
0e50e96b MK |
1733 | /** Context related to this request */ |
1734 | struct i915_hw_context *ctx; | |
1735 | ||
7d736f4f MK |
1736 | /** Batch buffer related to this request if any */ |
1737 | struct drm_i915_gem_object *batch_obj; | |
1738 | ||
673a394b EA |
1739 | /** Time at which this request was emitted, in jiffies. */ |
1740 | unsigned long emitted_jiffies; | |
1741 | ||
b962442e | 1742 | /** global list entry for this request */ |
673a394b | 1743 | struct list_head list; |
b962442e | 1744 | |
f787a5f5 | 1745 | struct drm_i915_file_private *file_priv; |
b962442e EA |
1746 | /** file_priv list entry for this request */ |
1747 | struct list_head client_list; | |
673a394b EA |
1748 | }; |
1749 | ||
1750 | struct drm_i915_file_private { | |
b29c19b6 CW |
1751 | struct drm_i915_private *dev_priv; |
1752 | ||
673a394b | 1753 | struct { |
99057c81 | 1754 | spinlock_t lock; |
b962442e | 1755 | struct list_head request_list; |
b29c19b6 | 1756 | struct delayed_work idle_work; |
673a394b | 1757 | } mm; |
40521054 | 1758 | struct idr context_idr; |
e59ec13d MK |
1759 | |
1760 | struct i915_ctx_hang_stats hang_stats; | |
0eea67eb | 1761 | struct i915_hw_context *private_default_ctx; |
b29c19b6 | 1762 | atomic_t rps_wait_boost; |
673a394b EA |
1763 | }; |
1764 | ||
2c1792a1 | 1765 | #define INTEL_INFO(dev) (to_i915(dev)->info) |
cae5852d | 1766 | |
ffbab09b VS |
1767 | #define IS_I830(dev) ((dev)->pdev->device == 0x3577) |
1768 | #define IS_845G(dev) ((dev)->pdev->device == 0x2562) | |
cae5852d | 1769 | #define IS_I85X(dev) (INTEL_INFO(dev)->is_i85x) |
ffbab09b | 1770 | #define IS_I865G(dev) ((dev)->pdev->device == 0x2572) |
cae5852d | 1771 | #define IS_I915G(dev) (INTEL_INFO(dev)->is_i915g) |
ffbab09b VS |
1772 | #define IS_I915GM(dev) ((dev)->pdev->device == 0x2592) |
1773 | #define IS_I945G(dev) ((dev)->pdev->device == 0x2772) | |
cae5852d ZN |
1774 | #define IS_I945GM(dev) (INTEL_INFO(dev)->is_i945gm) |
1775 | #define IS_BROADWATER(dev) (INTEL_INFO(dev)->is_broadwater) | |
1776 | #define IS_CRESTLINE(dev) (INTEL_INFO(dev)->is_crestline) | |
ffbab09b | 1777 | #define IS_GM45(dev) ((dev)->pdev->device == 0x2A42) |
cae5852d | 1778 | #define IS_G4X(dev) (INTEL_INFO(dev)->is_g4x) |
ffbab09b VS |
1779 | #define IS_PINEVIEW_G(dev) ((dev)->pdev->device == 0xa001) |
1780 | #define IS_PINEVIEW_M(dev) ((dev)->pdev->device == 0xa011) | |
cae5852d ZN |
1781 | #define IS_PINEVIEW(dev) (INTEL_INFO(dev)->is_pineview) |
1782 | #define IS_G33(dev) (INTEL_INFO(dev)->is_g33) | |
ffbab09b | 1783 | #define IS_IRONLAKE_M(dev) ((dev)->pdev->device == 0x0046) |
4b65177b | 1784 | #define IS_IVYBRIDGE(dev) (INTEL_INFO(dev)->is_ivybridge) |
ffbab09b VS |
1785 | #define IS_IVB_GT1(dev) ((dev)->pdev->device == 0x0156 || \ |
1786 | (dev)->pdev->device == 0x0152 || \ | |
1787 | (dev)->pdev->device == 0x015a) | |
1788 | #define IS_SNB_GT1(dev) ((dev)->pdev->device == 0x0102 || \ | |
1789 | (dev)->pdev->device == 0x0106 || \ | |
1790 | (dev)->pdev->device == 0x010A) | |
70a3eb7a | 1791 | #define IS_VALLEYVIEW(dev) (INTEL_INFO(dev)->is_valleyview) |
4cae9ae0 | 1792 | #define IS_HASWELL(dev) (INTEL_INFO(dev)->is_haswell) |
4e8058a2 | 1793 | #define IS_BROADWELL(dev) (INTEL_INFO(dev)->gen == 8) |
cae5852d | 1794 | #define IS_MOBILE(dev) (INTEL_INFO(dev)->is_mobile) |
ed1c9e2c | 1795 | #define IS_HSW_EARLY_SDV(dev) (IS_HASWELL(dev) && \ |
ffbab09b | 1796 | ((dev)->pdev->device & 0xFF00) == 0x0C00) |
5dd8c4c3 BW |
1797 | #define IS_BDW_ULT(dev) (IS_BROADWELL(dev) && \ |
1798 | (((dev)->pdev->device & 0xf) == 0x2 || \ | |
1799 | ((dev)->pdev->device & 0xf) == 0x6 || \ | |
1800 | ((dev)->pdev->device & 0xf) == 0xe)) | |
1801 | #define IS_HSW_ULT(dev) (IS_HASWELL(dev) && \ | |
ffbab09b | 1802 | ((dev)->pdev->device & 0xFF00) == 0x0A00) |
5dd8c4c3 | 1803 | #define IS_ULT(dev) (IS_HSW_ULT(dev) || IS_BDW_ULT(dev)) |
9435373e | 1804 | #define IS_HSW_GT3(dev) (IS_HASWELL(dev) && \ |
ffbab09b | 1805 | ((dev)->pdev->device & 0x00F0) == 0x0020) |
b833d685 | 1806 | #define IS_PRELIMINARY_HW(intel_info) ((intel_info)->is_preliminary) |
cae5852d | 1807 | |
85436696 JB |
1808 | /* |
1809 | * The genX designation typically refers to the render engine, so render | |
1810 | * capability related checks should use IS_GEN, while display and other checks | |
1811 | * have their own (e.g. HAS_PCH_SPLIT for ILK+ display, IS_foo for particular | |
1812 | * chips, etc.). | |
1813 | */ | |
cae5852d ZN |
1814 | #define IS_GEN2(dev) (INTEL_INFO(dev)->gen == 2) |
1815 | #define IS_GEN3(dev) (INTEL_INFO(dev)->gen == 3) | |
1816 | #define IS_GEN4(dev) (INTEL_INFO(dev)->gen == 4) | |
1817 | #define IS_GEN5(dev) (INTEL_INFO(dev)->gen == 5) | |
1818 | #define IS_GEN6(dev) (INTEL_INFO(dev)->gen == 6) | |
85436696 | 1819 | #define IS_GEN7(dev) (INTEL_INFO(dev)->gen == 7) |
d2980845 | 1820 | #define IS_GEN8(dev) (INTEL_INFO(dev)->gen == 8) |
cae5852d | 1821 | |
73ae478c BW |
1822 | #define RENDER_RING (1<<RCS) |
1823 | #define BSD_RING (1<<VCS) | |
1824 | #define BLT_RING (1<<BCS) | |
1825 | #define VEBOX_RING (1<<VECS) | |
1826 | #define HAS_BSD(dev) (INTEL_INFO(dev)->ring_mask & BSD_RING) | |
1827 | #define HAS_BLT(dev) (INTEL_INFO(dev)->ring_mask & BLT_RING) | |
1828 | #define HAS_VEBOX(dev) (INTEL_INFO(dev)->ring_mask & VEBOX_RING) | |
3d29b842 | 1829 | #define HAS_LLC(dev) (INTEL_INFO(dev)->has_llc) |
651d794f | 1830 | #define HAS_WT(dev) (IS_HASWELL(dev) && to_i915(dev)->ellc_size) |
cae5852d ZN |
1831 | #define I915_NEED_GFX_HWS(dev) (INTEL_INFO(dev)->need_gfx_hws) |
1832 | ||
254f965c | 1833 | #define HAS_HW_CONTEXTS(dev) (INTEL_INFO(dev)->gen >= 6) |
246cbfb5 BW |
1834 | #define HAS_ALIASING_PPGTT(dev) (INTEL_INFO(dev)->gen >= 6 && !IS_VALLEYVIEW(dev)) |
1835 | #define USES_ALIASING_PPGTT(dev) intel_enable_ppgtt(dev, false) | |
1d2a314c | 1836 | |
05394f39 | 1837 | #define HAS_OVERLAY(dev) (INTEL_INFO(dev)->has_overlay) |
cae5852d ZN |
1838 | #define OVERLAY_NEEDS_PHYSICAL(dev) (INTEL_INFO(dev)->overlay_needs_physical) |
1839 | ||
b45305fc DV |
1840 | /* Early gen2 have a totally busted CS tlb and require pinned batches. */ |
1841 | #define HAS_BROKEN_CS_TLB(dev) (IS_I830(dev) || IS_845G(dev)) | |
1842 | ||
cae5852d ZN |
1843 | /* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte |
1844 | * rows, which changed the alignment requirements and fence programming. | |
1845 | */ | |
1846 | #define HAS_128_BYTE_Y_TILING(dev) (!IS_GEN2(dev) && !(IS_I915G(dev) || \ | |
1847 | IS_I915GM(dev))) | |
1848 | #define SUPPORTS_DIGITAL_OUTPUTS(dev) (!IS_GEN2(dev) && !IS_PINEVIEW(dev)) | |
1849 | #define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_GEN5(dev)) | |
1850 | #define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_GEN5(dev)) | |
cae5852d ZN |
1851 | #define SUPPORTS_TV(dev) (INTEL_INFO(dev)->supports_tv) |
1852 | #define I915_HAS_HOTPLUG(dev) (INTEL_INFO(dev)->has_hotplug) | |
cae5852d ZN |
1853 | |
1854 | #define HAS_FW_BLC(dev) (INTEL_INFO(dev)->gen > 2) | |
1855 | #define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr) | |
1856 | #define I915_HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc) | |
cae5852d | 1857 | |
2a114cc1 | 1858 | #define HAS_IPS(dev) (IS_ULT(dev) || IS_BROADWELL(dev)) |
f5adf94e | 1859 | |
dd93be58 | 1860 | #define HAS_DDI(dev) (INTEL_INFO(dev)->has_ddi) |
30568c45 | 1861 | #define HAS_FPGA_DBG_UNCLAIMED(dev) (INTEL_INFO(dev)->has_fpga_dbg) |
ed8546ac | 1862 | #define HAS_PSR(dev) (IS_HASWELL(dev) || IS_BROADWELL(dev)) |
7c6c2652 | 1863 | #define HAS_PC8(dev) (IS_HASWELL(dev)) /* XXX HSW:ULX */ |
affa9354 | 1864 | |
17a303ec PZ |
1865 | #define INTEL_PCH_DEVICE_ID_MASK 0xff00 |
1866 | #define INTEL_PCH_IBX_DEVICE_ID_TYPE 0x3b00 | |
1867 | #define INTEL_PCH_CPT_DEVICE_ID_TYPE 0x1c00 | |
1868 | #define INTEL_PCH_PPT_DEVICE_ID_TYPE 0x1e00 | |
1869 | #define INTEL_PCH_LPT_DEVICE_ID_TYPE 0x8c00 | |
1870 | #define INTEL_PCH_LPT_LP_DEVICE_ID_TYPE 0x9c00 | |
1871 | ||
2c1792a1 | 1872 | #define INTEL_PCH_TYPE(dev) (to_i915(dev)->pch_type) |
eb877ebf | 1873 | #define HAS_PCH_LPT(dev) (INTEL_PCH_TYPE(dev) == PCH_LPT) |
cae5852d ZN |
1874 | #define HAS_PCH_CPT(dev) (INTEL_PCH_TYPE(dev) == PCH_CPT) |
1875 | #define HAS_PCH_IBX(dev) (INTEL_PCH_TYPE(dev) == PCH_IBX) | |
40c7ead9 | 1876 | #define HAS_PCH_NOP(dev) (INTEL_PCH_TYPE(dev) == PCH_NOP) |
45e6e3a1 | 1877 | #define HAS_PCH_SPLIT(dev) (INTEL_PCH_TYPE(dev) != PCH_NONE) |
cae5852d | 1878 | |
040d2baa BW |
1879 | /* DPF == dynamic parity feature */ |
1880 | #define HAS_L3_DPF(dev) (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) | |
1881 | #define NUM_L3_SLICES(dev) (IS_HSW_GT3(dev) ? 2 : HAS_L3_DPF(dev)) | |
e1ef7cc2 | 1882 | |
c8735b0c BW |
1883 | #define GT_FREQUENCY_MULTIPLIER 50 |
1884 | ||
05394f39 CW |
1885 | #include "i915_trace.h" |
1886 | ||
baa70943 | 1887 | extern const struct drm_ioctl_desc i915_ioctls[]; |
b3a83639 | 1888 | extern int i915_max_ioctl; |
a35d9d3c BW |
1889 | extern unsigned int i915_fbpercrtc __always_unused; |
1890 | extern int i915_panel_ignore_lid __read_mostly; | |
1891 | extern unsigned int i915_powersave __read_mostly; | |
f45b5557 | 1892 | extern int i915_semaphores __read_mostly; |
a35d9d3c | 1893 | extern unsigned int i915_lvds_downclock __read_mostly; |
121d527a | 1894 | extern int i915_lvds_channel_mode __read_mostly; |
4415e63b | 1895 | extern int i915_panel_use_ssc __read_mostly; |
a35d9d3c | 1896 | extern int i915_vbt_sdvo_panel_type __read_mostly; |
c0f372b3 | 1897 | extern int i915_enable_rc6 __read_mostly; |
4415e63b | 1898 | extern int i915_enable_fbc __read_mostly; |
a35d9d3c | 1899 | extern bool i915_enable_hangcheck __read_mostly; |
650dc07e | 1900 | extern int i915_enable_ppgtt __read_mostly; |
105b7c11 | 1901 | extern int i915_enable_psr __read_mostly; |
0a3af268 | 1902 | extern unsigned int i915_preliminary_hw_support __read_mostly; |
2124b72e | 1903 | extern int i915_disable_power_well __read_mostly; |
3c4ca58c | 1904 | extern int i915_enable_ips __read_mostly; |
2385bdf0 | 1905 | extern bool i915_fastboot __read_mostly; |
c67a470b | 1906 | extern int i915_enable_pc8 __read_mostly; |
90058745 | 1907 | extern int i915_pc8_timeout __read_mostly; |
0b74b508 | 1908 | extern bool i915_prefault_disable __read_mostly; |
b3a83639 | 1909 | |
6a9ee8af DA |
1910 | extern int i915_suspend(struct drm_device *dev, pm_message_t state); |
1911 | extern int i915_resume(struct drm_device *dev); | |
7c1c2871 DA |
1912 | extern int i915_master_create(struct drm_device *dev, struct drm_master *master); |
1913 | extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master); | |
1914 | ||
1da177e4 | 1915 | /* i915_dma.c */ |
d05c617e | 1916 | void i915_update_dri1_breadcrumb(struct drm_device *dev); |
84b1fd10 | 1917 | extern void i915_kernel_lost_context(struct drm_device * dev); |
22eae947 | 1918 | extern int i915_driver_load(struct drm_device *, unsigned long flags); |
ba8bbcf6 | 1919 | extern int i915_driver_unload(struct drm_device *); |
673a394b | 1920 | extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv); |
84b1fd10 | 1921 | extern void i915_driver_lastclose(struct drm_device * dev); |
6c340eac EA |
1922 | extern void i915_driver_preclose(struct drm_device *dev, |
1923 | struct drm_file *file_priv); | |
673a394b EA |
1924 | extern void i915_driver_postclose(struct drm_device *dev, |
1925 | struct drm_file *file_priv); | |
84b1fd10 | 1926 | extern int i915_driver_device_is_agp(struct drm_device * dev); |
c43b5634 | 1927 | #ifdef CONFIG_COMPAT |
0d6aa60b DA |
1928 | extern long i915_compat_ioctl(struct file *filp, unsigned int cmd, |
1929 | unsigned long arg); | |
c43b5634 | 1930 | #endif |
673a394b | 1931 | extern int i915_emit_box(struct drm_device *dev, |
c4e7a414 CW |
1932 | struct drm_clip_rect *box, |
1933 | int DR1, int DR4); | |
8e96d9c4 | 1934 | extern int intel_gpu_reset(struct drm_device *dev); |
d4b8bb2a | 1935 | extern int i915_reset(struct drm_device *dev); |
7648fa99 JB |
1936 | extern unsigned long i915_chipset_val(struct drm_i915_private *dev_priv); |
1937 | extern unsigned long i915_mch_val(struct drm_i915_private *dev_priv); | |
1938 | extern unsigned long i915_gfx_val(struct drm_i915_private *dev_priv); | |
1939 | extern void i915_update_gfx_val(struct drm_i915_private *dev_priv); | |
1940 | ||
073f34d9 | 1941 | extern void intel_console_resume(struct work_struct *work); |
af6061af | 1942 | |
1da177e4 | 1943 | /* i915_irq.c */ |
10cd45b6 | 1944 | void i915_queue_hangcheck(struct drm_device *dev); |
527f9e90 | 1945 | void i915_handle_error(struct drm_device *dev, bool wedged); |
1da177e4 | 1946 | |
f71d4af4 | 1947 | extern void intel_irq_init(struct drm_device *dev); |
e1b4d303 | 1948 | extern void intel_pm_init(struct drm_device *dev); |
20afbda2 | 1949 | extern void intel_hpd_init(struct drm_device *dev); |
907b28c5 CW |
1950 | extern void intel_pm_init(struct drm_device *dev); |
1951 | ||
1952 | extern void intel_uncore_sanitize(struct drm_device *dev); | |
1953 | extern void intel_uncore_early_sanitize(struct drm_device *dev); | |
1954 | extern void intel_uncore_init(struct drm_device *dev); | |
907b28c5 | 1955 | extern void intel_uncore_check_errors(struct drm_device *dev); |
aec347ab | 1956 | extern void intel_uncore_fini(struct drm_device *dev); |
b1f14ad0 | 1957 | |
7c463586 | 1958 | void |
3b6c42e8 | 1959 | i915_enable_pipestat(drm_i915_private_t *dev_priv, enum pipe pipe, u32 mask); |
7c463586 KP |
1960 | |
1961 | void | |
3b6c42e8 | 1962 | i915_disable_pipestat(drm_i915_private_t *dev_priv, enum pipe pipe, u32 mask); |
7c463586 | 1963 | |
673a394b EA |
1964 | /* i915_gem.c */ |
1965 | int i915_gem_init_ioctl(struct drm_device *dev, void *data, | |
1966 | struct drm_file *file_priv); | |
1967 | int i915_gem_create_ioctl(struct drm_device *dev, void *data, | |
1968 | struct drm_file *file_priv); | |
1969 | int i915_gem_pread_ioctl(struct drm_device *dev, void *data, | |
1970 | struct drm_file *file_priv); | |
1971 | int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data, | |
1972 | struct drm_file *file_priv); | |
1973 | int i915_gem_mmap_ioctl(struct drm_device *dev, void *data, | |
1974 | struct drm_file *file_priv); | |
de151cf6 JB |
1975 | int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data, |
1976 | struct drm_file *file_priv); | |
673a394b EA |
1977 | int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data, |
1978 | struct drm_file *file_priv); | |
1979 | int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data, | |
1980 | struct drm_file *file_priv); | |
1981 | int i915_gem_execbuffer(struct drm_device *dev, void *data, | |
1982 | struct drm_file *file_priv); | |
76446cac JB |
1983 | int i915_gem_execbuffer2(struct drm_device *dev, void *data, |
1984 | struct drm_file *file_priv); | |
673a394b EA |
1985 | int i915_gem_pin_ioctl(struct drm_device *dev, void *data, |
1986 | struct drm_file *file_priv); | |
1987 | int i915_gem_unpin_ioctl(struct drm_device *dev, void *data, | |
1988 | struct drm_file *file_priv); | |
1989 | int i915_gem_busy_ioctl(struct drm_device *dev, void *data, | |
1990 | struct drm_file *file_priv); | |
199adf40 BW |
1991 | int i915_gem_get_caching_ioctl(struct drm_device *dev, void *data, |
1992 | struct drm_file *file); | |
1993 | int i915_gem_set_caching_ioctl(struct drm_device *dev, void *data, | |
1994 | struct drm_file *file); | |
673a394b EA |
1995 | int i915_gem_throttle_ioctl(struct drm_device *dev, void *data, |
1996 | struct drm_file *file_priv); | |
3ef94daa CW |
1997 | int i915_gem_madvise_ioctl(struct drm_device *dev, void *data, |
1998 | struct drm_file *file_priv); | |
673a394b EA |
1999 | int i915_gem_entervt_ioctl(struct drm_device *dev, void *data, |
2000 | struct drm_file *file_priv); | |
2001 | int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data, | |
2002 | struct drm_file *file_priv); | |
2003 | int i915_gem_set_tiling(struct drm_device *dev, void *data, | |
2004 | struct drm_file *file_priv); | |
2005 | int i915_gem_get_tiling(struct drm_device *dev, void *data, | |
2006 | struct drm_file *file_priv); | |
5a125c3c EA |
2007 | int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data, |
2008 | struct drm_file *file_priv); | |
23ba4fd0 BW |
2009 | int i915_gem_wait_ioctl(struct drm_device *dev, void *data, |
2010 | struct drm_file *file_priv); | |
673a394b | 2011 | void i915_gem_load(struct drm_device *dev); |
42dcedd4 CW |
2012 | void *i915_gem_object_alloc(struct drm_device *dev); |
2013 | void i915_gem_object_free(struct drm_i915_gem_object *obj); | |
37e680a1 CW |
2014 | void i915_gem_object_init(struct drm_i915_gem_object *obj, |
2015 | const struct drm_i915_gem_object_ops *ops); | |
05394f39 CW |
2016 | struct drm_i915_gem_object *i915_gem_alloc_object(struct drm_device *dev, |
2017 | size_t size); | |
673a394b | 2018 | void i915_gem_free_object(struct drm_gem_object *obj); |
2f633156 | 2019 | void i915_gem_vma_destroy(struct i915_vma *vma); |
42dcedd4 | 2020 | |
2021746e | 2021 | int __must_check i915_gem_object_pin(struct drm_i915_gem_object *obj, |
c37e2204 | 2022 | struct i915_address_space *vm, |
2021746e | 2023 | uint32_t alignment, |
86a1ee26 CW |
2024 | bool map_and_fenceable, |
2025 | bool nonblocking); | |
d7f46fc4 | 2026 | void i915_gem_object_ggtt_unpin(struct drm_i915_gem_object *obj); |
07fe0b12 BW |
2027 | int __must_check i915_vma_unbind(struct i915_vma *vma); |
2028 | int __must_check i915_gem_object_ggtt_unbind(struct drm_i915_gem_object *obj); | |
dd624afd | 2029 | int i915_gem_object_put_pages(struct drm_i915_gem_object *obj); |
05394f39 | 2030 | void i915_gem_release_mmap(struct drm_i915_gem_object *obj); |
673a394b | 2031 | void i915_gem_lastclose(struct drm_device *dev); |
f787a5f5 | 2032 | |
37e680a1 | 2033 | int __must_check i915_gem_object_get_pages(struct drm_i915_gem_object *obj); |
9da3da66 CW |
2034 | static inline struct page *i915_gem_object_get_page(struct drm_i915_gem_object *obj, int n) |
2035 | { | |
67d5a50c ID |
2036 | struct sg_page_iter sg_iter; |
2037 | ||
2038 | for_each_sg_page(obj->pages->sgl, &sg_iter, obj->pages->nents, n) | |
2db76d7c | 2039 | return sg_page_iter_page(&sg_iter); |
67d5a50c ID |
2040 | |
2041 | return NULL; | |
9da3da66 | 2042 | } |
a5570178 CW |
2043 | static inline void i915_gem_object_pin_pages(struct drm_i915_gem_object *obj) |
2044 | { | |
2045 | BUG_ON(obj->pages == NULL); | |
2046 | obj->pages_pin_count++; | |
2047 | } | |
2048 | static inline void i915_gem_object_unpin_pages(struct drm_i915_gem_object *obj) | |
2049 | { | |
2050 | BUG_ON(obj->pages_pin_count == 0); | |
2051 | obj->pages_pin_count--; | |
2052 | } | |
2053 | ||
54cf91dc | 2054 | int __must_check i915_mutex_lock_interruptible(struct drm_device *dev); |
2911a35b BW |
2055 | int i915_gem_object_sync(struct drm_i915_gem_object *obj, |
2056 | struct intel_ring_buffer *to); | |
e2d05a8b BW |
2057 | void i915_vma_move_to_active(struct i915_vma *vma, |
2058 | struct intel_ring_buffer *ring); | |
ff72145b DA |
2059 | int i915_gem_dumb_create(struct drm_file *file_priv, |
2060 | struct drm_device *dev, | |
2061 | struct drm_mode_create_dumb *args); | |
2062 | int i915_gem_mmap_gtt(struct drm_file *file_priv, struct drm_device *dev, | |
2063 | uint32_t handle, uint64_t *offset); | |
f787a5f5 CW |
2064 | /** |
2065 | * Returns true if seq1 is later than seq2. | |
2066 | */ | |
2067 | static inline bool | |
2068 | i915_seqno_passed(uint32_t seq1, uint32_t seq2) | |
2069 | { | |
2070 | return (int32_t)(seq1 - seq2) >= 0; | |
2071 | } | |
2072 | ||
fca26bb4 MK |
2073 | int __must_check i915_gem_get_seqno(struct drm_device *dev, u32 *seqno); |
2074 | int __must_check i915_gem_set_seqno(struct drm_device *dev, u32 seqno); | |
06d98131 | 2075 | int __must_check i915_gem_object_get_fence(struct drm_i915_gem_object *obj); |
d9e86c0e | 2076 | int __must_check i915_gem_object_put_fence(struct drm_i915_gem_object *obj); |
2021746e | 2077 | |
9a5a53b3 | 2078 | static inline bool |
1690e1eb CW |
2079 | i915_gem_object_pin_fence(struct drm_i915_gem_object *obj) |
2080 | { | |
2081 | if (obj->fence_reg != I915_FENCE_REG_NONE) { | |
2082 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; | |
2083 | dev_priv->fence_regs[obj->fence_reg].pin_count++; | |
9a5a53b3 CW |
2084 | return true; |
2085 | } else | |
2086 | return false; | |
1690e1eb CW |
2087 | } |
2088 | ||
2089 | static inline void | |
2090 | i915_gem_object_unpin_fence(struct drm_i915_gem_object *obj) | |
2091 | { | |
2092 | if (obj->fence_reg != I915_FENCE_REG_NONE) { | |
2093 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; | |
b8c3af76 | 2094 | WARN_ON(dev_priv->fence_regs[obj->fence_reg].pin_count <= 0); |
1690e1eb CW |
2095 | dev_priv->fence_regs[obj->fence_reg].pin_count--; |
2096 | } | |
2097 | } | |
2098 | ||
b29c19b6 | 2099 | bool i915_gem_retire_requests(struct drm_device *dev); |
a71d8d94 | 2100 | void i915_gem_retire_requests_ring(struct intel_ring_buffer *ring); |
33196ded | 2101 | int __must_check i915_gem_check_wedge(struct i915_gpu_error *error, |
d6b2c790 | 2102 | bool interruptible); |
1f83fee0 DV |
2103 | static inline bool i915_reset_in_progress(struct i915_gpu_error *error) |
2104 | { | |
2105 | return unlikely(atomic_read(&error->reset_counter) | |
2ac0f450 | 2106 | & (I915_RESET_IN_PROGRESS_FLAG | I915_WEDGED)); |
1f83fee0 DV |
2107 | } |
2108 | ||
2109 | static inline bool i915_terminally_wedged(struct i915_gpu_error *error) | |
2110 | { | |
2ac0f450 MK |
2111 | return atomic_read(&error->reset_counter) & I915_WEDGED; |
2112 | } | |
2113 | ||
2114 | static inline u32 i915_reset_count(struct i915_gpu_error *error) | |
2115 | { | |
2116 | return ((atomic_read(&error->reset_counter) & ~I915_WEDGED) + 1) / 2; | |
1f83fee0 | 2117 | } |
a71d8d94 | 2118 | |
069efc1d | 2119 | void i915_gem_reset(struct drm_device *dev); |
000433b6 | 2120 | bool i915_gem_clflush_object(struct drm_i915_gem_object *obj, bool force); |
a8198eea | 2121 | int __must_check i915_gem_object_finish_gpu(struct drm_i915_gem_object *obj); |
1070a42b | 2122 | int __must_check i915_gem_init(struct drm_device *dev); |
f691e2f4 | 2123 | int __must_check i915_gem_init_hw(struct drm_device *dev); |
c3787e2e | 2124 | int i915_gem_l3_remap(struct intel_ring_buffer *ring, int slice); |
f691e2f4 | 2125 | void i915_gem_init_swizzling(struct drm_device *dev); |
79e53945 | 2126 | void i915_gem_cleanup_ringbuffer(struct drm_device *dev); |
b2da9fe5 | 2127 | int __must_check i915_gpu_idle(struct drm_device *dev); |
45c5f202 | 2128 | int __must_check i915_gem_suspend(struct drm_device *dev); |
0025c077 MK |
2129 | int __i915_add_request(struct intel_ring_buffer *ring, |
2130 | struct drm_file *file, | |
7d736f4f | 2131 | struct drm_i915_gem_object *batch_obj, |
0025c077 MK |
2132 | u32 *seqno); |
2133 | #define i915_add_request(ring, seqno) \ | |
854c94a7 | 2134 | __i915_add_request(ring, NULL, NULL, seqno) |
199b2bc2 BW |
2135 | int __must_check i915_wait_seqno(struct intel_ring_buffer *ring, |
2136 | uint32_t seqno); | |
de151cf6 | 2137 | int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf); |
2021746e CW |
2138 | int __must_check |
2139 | i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj, | |
2140 | bool write); | |
2141 | int __must_check | |
dabdfe02 CW |
2142 | i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object *obj, bool write); |
2143 | int __must_check | |
2da3b9b9 CW |
2144 | i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object *obj, |
2145 | u32 alignment, | |
2021746e | 2146 | struct intel_ring_buffer *pipelined); |
cc98b413 | 2147 | void i915_gem_object_unpin_from_display_plane(struct drm_i915_gem_object *obj); |
71acb5eb | 2148 | int i915_gem_attach_phys_object(struct drm_device *dev, |
05394f39 | 2149 | struct drm_i915_gem_object *obj, |
6eeefaf3 CW |
2150 | int id, |
2151 | int align); | |
71acb5eb | 2152 | void i915_gem_detach_phys_object(struct drm_device *dev, |
05394f39 | 2153 | struct drm_i915_gem_object *obj); |
71acb5eb | 2154 | void i915_gem_free_all_phys_object(struct drm_device *dev); |
b29c19b6 | 2155 | int i915_gem_open(struct drm_device *dev, struct drm_file *file); |
05394f39 | 2156 | void i915_gem_release(struct drm_device *dev, struct drm_file *file); |
673a394b | 2157 | |
0fa87796 ID |
2158 | uint32_t |
2159 | i915_gem_get_gtt_size(struct drm_device *dev, uint32_t size, int tiling_mode); | |
467cffba | 2160 | uint32_t |
d865110c ID |
2161 | i915_gem_get_gtt_alignment(struct drm_device *dev, uint32_t size, |
2162 | int tiling_mode, bool fenced); | |
467cffba | 2163 | |
e4ffd173 CW |
2164 | int i915_gem_object_set_cache_level(struct drm_i915_gem_object *obj, |
2165 | enum i915_cache_level cache_level); | |
2166 | ||
1286ff73 DV |
2167 | struct drm_gem_object *i915_gem_prime_import(struct drm_device *dev, |
2168 | struct dma_buf *dma_buf); | |
2169 | ||
2170 | struct dma_buf *i915_gem_prime_export(struct drm_device *dev, | |
2171 | struct drm_gem_object *gem_obj, int flags); | |
2172 | ||
19b2dbde CW |
2173 | void i915_gem_restore_fences(struct drm_device *dev); |
2174 | ||
a70a3148 BW |
2175 | unsigned long i915_gem_obj_offset(struct drm_i915_gem_object *o, |
2176 | struct i915_address_space *vm); | |
2177 | bool i915_gem_obj_bound_any(struct drm_i915_gem_object *o); | |
2178 | bool i915_gem_obj_bound(struct drm_i915_gem_object *o, | |
2179 | struct i915_address_space *vm); | |
2180 | unsigned long i915_gem_obj_size(struct drm_i915_gem_object *o, | |
2181 | struct i915_address_space *vm); | |
2182 | struct i915_vma *i915_gem_obj_to_vma(struct drm_i915_gem_object *obj, | |
2183 | struct i915_address_space *vm); | |
accfef2e BW |
2184 | struct i915_vma * |
2185 | i915_gem_obj_lookup_or_create_vma(struct drm_i915_gem_object *obj, | |
2186 | struct i915_address_space *vm); | |
5c2abbea BW |
2187 | |
2188 | struct i915_vma *i915_gem_obj_to_ggtt(struct drm_i915_gem_object *obj); | |
d7f46fc4 BW |
2189 | static inline bool i915_gem_obj_is_pinned(struct drm_i915_gem_object *obj) { |
2190 | struct i915_vma *vma; | |
2191 | list_for_each_entry(vma, &obj->vma_list, vma_link) | |
2192 | if (vma->pin_count > 0) | |
2193 | return true; | |
2194 | return false; | |
2195 | } | |
5c2abbea | 2196 | |
a70a3148 BW |
2197 | /* Some GGTT VM helpers */ |
2198 | #define obj_to_ggtt(obj) \ | |
2199 | (&((struct drm_i915_private *)(obj)->base.dev->dev_private)->gtt.base) | |
2200 | static inline bool i915_is_ggtt(struct i915_address_space *vm) | |
2201 | { | |
2202 | struct i915_address_space *ggtt = | |
2203 | &((struct drm_i915_private *)(vm)->dev->dev_private)->gtt.base; | |
2204 | return vm == ggtt; | |
2205 | } | |
2206 | ||
2207 | static inline bool i915_gem_obj_ggtt_bound(struct drm_i915_gem_object *obj) | |
2208 | { | |
2209 | return i915_gem_obj_bound(obj, obj_to_ggtt(obj)); | |
2210 | } | |
2211 | ||
2212 | static inline unsigned long | |
2213 | i915_gem_obj_ggtt_offset(struct drm_i915_gem_object *obj) | |
2214 | { | |
2215 | return i915_gem_obj_offset(obj, obj_to_ggtt(obj)); | |
2216 | } | |
2217 | ||
2218 | static inline unsigned long | |
2219 | i915_gem_obj_ggtt_size(struct drm_i915_gem_object *obj) | |
2220 | { | |
2221 | return i915_gem_obj_size(obj, obj_to_ggtt(obj)); | |
2222 | } | |
c37e2204 BW |
2223 | |
2224 | static inline int __must_check | |
2225 | i915_gem_obj_ggtt_pin(struct drm_i915_gem_object *obj, | |
2226 | uint32_t alignment, | |
2227 | bool map_and_fenceable, | |
2228 | bool nonblocking) | |
2229 | { | |
2230 | return i915_gem_object_pin(obj, obj_to_ggtt(obj), alignment, | |
2231 | map_and_fenceable, nonblocking); | |
2232 | } | |
a70a3148 | 2233 | |
254f965c | 2234 | /* i915_gem_context.c */ |
0eea67eb | 2235 | #define ctx_to_ppgtt(ctx) container_of((ctx)->vm, struct i915_hw_ppgtt, base) |
8245be31 | 2236 | int __must_check i915_gem_context_init(struct drm_device *dev); |
254f965c | 2237 | void i915_gem_context_fini(struct drm_device *dev); |
acce9ffa | 2238 | void i915_gem_context_reset(struct drm_device *dev); |
e422b888 | 2239 | int i915_gem_context_open(struct drm_device *dev, struct drm_file *file); |
2fa48d8d | 2240 | int i915_gem_context_enable(struct drm_i915_private *dev_priv); |
254f965c | 2241 | void i915_gem_context_close(struct drm_device *dev, struct drm_file *file); |
e0556841 BW |
2242 | int i915_switch_context(struct intel_ring_buffer *ring, |
2243 | struct drm_file *file, int to_id); | |
dce3271b MK |
2244 | void i915_gem_context_free(struct kref *ctx_ref); |
2245 | static inline void i915_gem_context_reference(struct i915_hw_context *ctx) | |
2246 | { | |
2247 | kref_get(&ctx->ref); | |
2248 | } | |
2249 | ||
2250 | static inline void i915_gem_context_unreference(struct i915_hw_context *ctx) | |
2251 | { | |
2252 | kref_put(&ctx->ref, i915_gem_context_free); | |
2253 | } | |
2254 | ||
c0bb617a | 2255 | struct i915_ctx_hang_stats * __must_check |
11fa3384 | 2256 | i915_gem_context_get_hang_stats(struct drm_device *dev, |
c0bb617a MK |
2257 | struct drm_file *file, |
2258 | u32 id); | |
84624813 BW |
2259 | int i915_gem_context_create_ioctl(struct drm_device *dev, void *data, |
2260 | struct drm_file *file); | |
2261 | int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data, | |
2262 | struct drm_file *file); | |
1286ff73 | 2263 | |
76aaf220 | 2264 | /* i915_gem_gtt.c */ |
828c7908 BW |
2265 | void i915_check_and_clear_faults(struct drm_device *dev); |
2266 | void i915_gem_suspend_gtt_mappings(struct drm_device *dev); | |
76aaf220 | 2267 | void i915_gem_restore_gtt_mappings(struct drm_device *dev); |
74163907 | 2268 | int __must_check i915_gem_gtt_prepare_object(struct drm_i915_gem_object *obj); |
74163907 | 2269 | void i915_gem_gtt_finish_object(struct drm_i915_gem_object *obj); |
d7e5008f BW |
2270 | void i915_gem_init_global_gtt(struct drm_device *dev); |
2271 | void i915_gem_setup_global_gtt(struct drm_device *dev, unsigned long start, | |
2272 | unsigned long mappable_end, unsigned long end); | |
e76e9aeb | 2273 | int i915_gem_gtt_init(struct drm_device *dev); |
d09105c6 | 2274 | static inline void i915_gem_chipset_flush(struct drm_device *dev) |
e76e9aeb BW |
2275 | { |
2276 | if (INTEL_INFO(dev)->gen < 6) | |
2277 | intel_gtt_chipset_flush(); | |
2278 | } | |
246cbfb5 BW |
2279 | int i915_gem_init_ppgtt(struct drm_device *dev, struct i915_hw_ppgtt *ppgtt); |
2280 | static inline bool intel_enable_ppgtt(struct drm_device *dev, bool full) | |
2281 | { | |
2282 | if (i915_enable_ppgtt == 0 || !HAS_ALIASING_PPGTT(dev)) | |
2283 | return false; | |
2284 | ||
2285 | BUG_ON(full); | |
2286 | ||
2287 | #ifdef CONFIG_INTEL_IOMMU | |
2288 | /* Disable ppgtt on SNB if VT-d is on. */ | |
2289 | if (INTEL_INFO(dev)->gen == 6 && intel_iommu_gfx_mapped) { | |
2290 | DRM_INFO("Disabling PPGTT because VT-d is on\n"); | |
2291 | return false; | |
2292 | } | |
2293 | #endif | |
2294 | ||
2295 | return HAS_ALIASING_PPGTT(dev); | |
2296 | } | |
2297 | ||
c7c48dfd BW |
2298 | static inline void ppgtt_release(struct kref *kref) |
2299 | { | |
2300 | struct i915_hw_ppgtt *ppgtt = container_of(kref, struct i915_hw_ppgtt, ref); | |
2301 | ||
2302 | ppgtt->base.cleanup(&ppgtt->base); | |
2303 | } | |
e76e9aeb | 2304 | |
76aaf220 | 2305 | |
b47eb4a2 | 2306 | /* i915_gem_evict.c */ |
f6cd1f15 BW |
2307 | int __must_check i915_gem_evict_something(struct drm_device *dev, |
2308 | struct i915_address_space *vm, | |
2309 | int min_size, | |
42d6ab48 CW |
2310 | unsigned alignment, |
2311 | unsigned cache_level, | |
86a1ee26 CW |
2312 | bool mappable, |
2313 | bool nonblock); | |
68c8c17f | 2314 | int i915_gem_evict_vm(struct i915_address_space *vm, bool do_idle); |
6c085a72 | 2315 | int i915_gem_evict_everything(struct drm_device *dev); |
b47eb4a2 | 2316 | |
9797fbfb CW |
2317 | /* i915_gem_stolen.c */ |
2318 | int i915_gem_init_stolen(struct drm_device *dev); | |
11be49eb CW |
2319 | int i915_gem_stolen_setup_compression(struct drm_device *dev, int size); |
2320 | void i915_gem_stolen_cleanup_compression(struct drm_device *dev); | |
9797fbfb | 2321 | void i915_gem_cleanup_stolen(struct drm_device *dev); |
0104fdbb CW |
2322 | struct drm_i915_gem_object * |
2323 | i915_gem_object_create_stolen(struct drm_device *dev, u32 size); | |
866d12b4 CW |
2324 | struct drm_i915_gem_object * |
2325 | i915_gem_object_create_stolen_for_preallocated(struct drm_device *dev, | |
2326 | u32 stolen_offset, | |
2327 | u32 gtt_offset, | |
2328 | u32 size); | |
0104fdbb | 2329 | void i915_gem_object_release_stolen(struct drm_i915_gem_object *obj); |
9797fbfb | 2330 | |
673a394b | 2331 | /* i915_gem_tiling.c */ |
2c1792a1 | 2332 | static inline bool i915_gem_object_needs_bit17_swizzle(struct drm_i915_gem_object *obj) |
e9b73c67 CW |
2333 | { |
2334 | drm_i915_private_t *dev_priv = obj->base.dev->dev_private; | |
2335 | ||
2336 | return dev_priv->mm.bit_6_swizzle_x == I915_BIT_6_SWIZZLE_9_10_17 && | |
2337 | obj->tiling_mode != I915_TILING_NONE; | |
2338 | } | |
2339 | ||
673a394b | 2340 | void i915_gem_detect_bit_6_swizzle(struct drm_device *dev); |
05394f39 CW |
2341 | void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj); |
2342 | void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj); | |
673a394b EA |
2343 | |
2344 | /* i915_gem_debug.c */ | |
23bc5982 CW |
2345 | #if WATCH_LISTS |
2346 | int i915_verify_lists(struct drm_device *dev); | |
673a394b | 2347 | #else |
23bc5982 | 2348 | #define i915_verify_lists(dev) 0 |
673a394b | 2349 | #endif |
1da177e4 | 2350 | |
2017263e | 2351 | /* i915_debugfs.c */ |
27c202ad BG |
2352 | int i915_debugfs_init(struct drm_minor *minor); |
2353 | void i915_debugfs_cleanup(struct drm_minor *minor); | |
f8c168fa | 2354 | #ifdef CONFIG_DEBUG_FS |
07144428 DL |
2355 | void intel_display_crc_init(struct drm_device *dev); |
2356 | #else | |
f8c168fa | 2357 | static inline void intel_display_crc_init(struct drm_device *dev) {} |
07144428 | 2358 | #endif |
84734a04 MK |
2359 | |
2360 | /* i915_gpu_error.c */ | |
edc3d884 MK |
2361 | __printf(2, 3) |
2362 | void i915_error_printf(struct drm_i915_error_state_buf *e, const char *f, ...); | |
fc16b48b MK |
2363 | int i915_error_state_to_str(struct drm_i915_error_state_buf *estr, |
2364 | const struct i915_error_state_file_priv *error); | |
4dc955f7 MK |
2365 | int i915_error_state_buf_init(struct drm_i915_error_state_buf *eb, |
2366 | size_t count, loff_t pos); | |
2367 | static inline void i915_error_state_buf_release( | |
2368 | struct drm_i915_error_state_buf *eb) | |
2369 | { | |
2370 | kfree(eb->buf); | |
2371 | } | |
84734a04 MK |
2372 | void i915_capture_error_state(struct drm_device *dev); |
2373 | void i915_error_state_get(struct drm_device *dev, | |
2374 | struct i915_error_state_file_priv *error_priv); | |
2375 | void i915_error_state_put(struct i915_error_state_file_priv *error_priv); | |
2376 | void i915_destroy_error_state(struct drm_device *dev); | |
2377 | ||
2378 | void i915_get_extra_instdone(struct drm_device *dev, uint32_t *instdone); | |
2379 | const char *i915_cache_level_str(int type); | |
2017263e | 2380 | |
317c35d1 JB |
2381 | /* i915_suspend.c */ |
2382 | extern int i915_save_state(struct drm_device *dev); | |
2383 | extern int i915_restore_state(struct drm_device *dev); | |
0a3e67a4 | 2384 | |
d8157a36 DV |
2385 | /* i915_ums.c */ |
2386 | void i915_save_display_reg(struct drm_device *dev); | |
2387 | void i915_restore_display_reg(struct drm_device *dev); | |
317c35d1 | 2388 | |
0136db58 BW |
2389 | /* i915_sysfs.c */ |
2390 | void i915_setup_sysfs(struct drm_device *dev_priv); | |
2391 | void i915_teardown_sysfs(struct drm_device *dev_priv); | |
2392 | ||
f899fc64 CW |
2393 | /* intel_i2c.c */ |
2394 | extern int intel_setup_gmbus(struct drm_device *dev); | |
2395 | extern void intel_teardown_gmbus(struct drm_device *dev); | |
8f375e10 | 2396 | static inline bool intel_gmbus_is_port_valid(unsigned port) |
3bd7d909 | 2397 | { |
2ed06c93 | 2398 | return (port >= GMBUS_PORT_SSC && port <= GMBUS_PORT_DPD); |
3bd7d909 DK |
2399 | } |
2400 | ||
2401 | extern struct i2c_adapter *intel_gmbus_get_adapter( | |
2402 | struct drm_i915_private *dev_priv, unsigned port); | |
e957d772 CW |
2403 | extern void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed); |
2404 | extern void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit); | |
8f375e10 | 2405 | static inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter) |
b8232e90 CW |
2406 | { |
2407 | return container_of(adapter, struct intel_gmbus, adapter)->force_bit; | |
2408 | } | |
f899fc64 CW |
2409 | extern void intel_i2c_reset(struct drm_device *dev); |
2410 | ||
3b617967 | 2411 | /* intel_opregion.c */ |
9c4b0a68 | 2412 | struct intel_encoder; |
44834a67 CW |
2413 | extern int intel_opregion_setup(struct drm_device *dev); |
2414 | #ifdef CONFIG_ACPI | |
2415 | extern void intel_opregion_init(struct drm_device *dev); | |
2416 | extern void intel_opregion_fini(struct drm_device *dev); | |
3b617967 | 2417 | extern void intel_opregion_asle_intr(struct drm_device *dev); |
9c4b0a68 JN |
2418 | extern int intel_opregion_notify_encoder(struct intel_encoder *intel_encoder, |
2419 | bool enable); | |
ecbc5cf3 JN |
2420 | extern int intel_opregion_notify_adapter(struct drm_device *dev, |
2421 | pci_power_t state); | |
65e082c9 | 2422 | #else |
44834a67 CW |
2423 | static inline void intel_opregion_init(struct drm_device *dev) { return; } |
2424 | static inline void intel_opregion_fini(struct drm_device *dev) { return; } | |
3b617967 | 2425 | static inline void intel_opregion_asle_intr(struct drm_device *dev) { return; } |
9c4b0a68 JN |
2426 | static inline int |
2427 | intel_opregion_notify_encoder(struct intel_encoder *intel_encoder, bool enable) | |
2428 | { | |
2429 | return 0; | |
2430 | } | |
ecbc5cf3 JN |
2431 | static inline int |
2432 | intel_opregion_notify_adapter(struct drm_device *dev, pci_power_t state) | |
2433 | { | |
2434 | return 0; | |
2435 | } | |
65e082c9 | 2436 | #endif |
8ee1c3db | 2437 | |
723bfd70 JB |
2438 | /* intel_acpi.c */ |
2439 | #ifdef CONFIG_ACPI | |
2440 | extern void intel_register_dsm_handler(void); | |
2441 | extern void intel_unregister_dsm_handler(void); | |
2442 | #else | |
2443 | static inline void intel_register_dsm_handler(void) { return; } | |
2444 | static inline void intel_unregister_dsm_handler(void) { return; } | |
2445 | #endif /* CONFIG_ACPI */ | |
2446 | ||
79e53945 | 2447 | /* modesetting */ |
f817586c | 2448 | extern void intel_modeset_init_hw(struct drm_device *dev); |
7d708ee4 | 2449 | extern void intel_modeset_suspend_hw(struct drm_device *dev); |
79e53945 | 2450 | extern void intel_modeset_init(struct drm_device *dev); |
2c7111db | 2451 | extern void intel_modeset_gem_init(struct drm_device *dev); |
79e53945 | 2452 | extern void intel_modeset_cleanup(struct drm_device *dev); |
28d52043 | 2453 | extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state); |
45e2b5f6 DV |
2454 | extern void intel_modeset_setup_hw_state(struct drm_device *dev, |
2455 | bool force_restore); | |
44cec740 | 2456 | extern void i915_redisable_vga(struct drm_device *dev); |
ee5382ae | 2457 | extern bool intel_fbc_enabled(struct drm_device *dev); |
43a9539f | 2458 | extern void intel_disable_fbc(struct drm_device *dev); |
7648fa99 | 2459 | extern bool ironlake_set_drps(struct drm_device *dev, u8 val); |
dde86e2d | 2460 | extern void intel_init_pch_refclk(struct drm_device *dev); |
3b8d8d91 | 2461 | extern void gen6_set_rps(struct drm_device *dev, u8 val); |
0a073b84 JB |
2462 | extern void valleyview_set_rps(struct drm_device *dev, u8 val); |
2463 | extern int valleyview_rps_max_freq(struct drm_i915_private *dev_priv); | |
2464 | extern int valleyview_rps_min_freq(struct drm_i915_private *dev_priv); | |
0206e353 AJ |
2465 | extern void intel_detect_pch(struct drm_device *dev); |
2466 | extern int intel_trans_dp_port_sel(struct drm_crtc *crtc); | |
0136db58 | 2467 | extern int intel_enable_rc6(const struct drm_device *dev); |
3bad0781 | 2468 | |
2911a35b | 2469 | extern bool i915_semaphore_is_enabled(struct drm_device *dev); |
c0c7babc BW |
2470 | int i915_reg_read_ioctl(struct drm_device *dev, void *data, |
2471 | struct drm_file *file); | |
b6359918 MK |
2472 | int i915_get_reset_stats_ioctl(struct drm_device *dev, void *data, |
2473 | struct drm_file *file); | |
575155a9 | 2474 | |
6ef3d427 CW |
2475 | /* overlay */ |
2476 | extern struct intel_overlay_error_state *intel_overlay_capture_error_state(struct drm_device *dev); | |
edc3d884 MK |
2477 | extern void intel_overlay_print_error_state(struct drm_i915_error_state_buf *e, |
2478 | struct intel_overlay_error_state *error); | |
c4a1d9e4 CW |
2479 | |
2480 | extern struct intel_display_error_state *intel_display_capture_error_state(struct drm_device *dev); | |
edc3d884 | 2481 | extern void intel_display_print_error_state(struct drm_i915_error_state_buf *e, |
c4a1d9e4 CW |
2482 | struct drm_device *dev, |
2483 | struct intel_display_error_state *error); | |
6ef3d427 | 2484 | |
b7287d80 BW |
2485 | /* On SNB platform, before reading ring registers forcewake bit |
2486 | * must be set to prevent GT core from power down and stale values being | |
2487 | * returned. | |
2488 | */ | |
c8d9a590 D |
2489 | void gen6_gt_force_wake_get(struct drm_i915_private *dev_priv, int fw_engine); |
2490 | void gen6_gt_force_wake_put(struct drm_i915_private *dev_priv, int fw_engine); | |
b7287d80 | 2491 | |
42c0526c BW |
2492 | int sandybridge_pcode_read(struct drm_i915_private *dev_priv, u8 mbox, u32 *val); |
2493 | int sandybridge_pcode_write(struct drm_i915_private *dev_priv, u8 mbox, u32 val); | |
59de0813 JN |
2494 | |
2495 | /* intel_sideband.c */ | |
64936258 JN |
2496 | u32 vlv_punit_read(struct drm_i915_private *dev_priv, u8 addr); |
2497 | void vlv_punit_write(struct drm_i915_private *dev_priv, u8 addr, u32 val); | |
2498 | u32 vlv_nc_read(struct drm_i915_private *dev_priv, u8 addr); | |
e9f882a3 JN |
2499 | u32 vlv_gpio_nc_read(struct drm_i915_private *dev_priv, u32 reg); |
2500 | void vlv_gpio_nc_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
2501 | u32 vlv_cck_read(struct drm_i915_private *dev_priv, u32 reg); | |
2502 | void vlv_cck_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
2503 | u32 vlv_ccu_read(struct drm_i915_private *dev_priv, u32 reg); | |
2504 | void vlv_ccu_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
f3419158 JB |
2505 | u32 vlv_bunit_read(struct drm_i915_private *dev_priv, u32 reg); |
2506 | void vlv_bunit_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
e9f882a3 JN |
2507 | u32 vlv_gps_core_read(struct drm_i915_private *dev_priv, u32 reg); |
2508 | void vlv_gps_core_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
5e69f97f CML |
2509 | u32 vlv_dpio_read(struct drm_i915_private *dev_priv, enum pipe pipe, int reg); |
2510 | void vlv_dpio_write(struct drm_i915_private *dev_priv, enum pipe pipe, int reg, u32 val); | |
59de0813 JN |
2511 | u32 intel_sbi_read(struct drm_i915_private *dev_priv, u16 reg, |
2512 | enum intel_sbi_destination destination); | |
2513 | void intel_sbi_write(struct drm_i915_private *dev_priv, u16 reg, u32 value, | |
2514 | enum intel_sbi_destination destination); | |
0a073b84 | 2515 | |
2ec3815f VS |
2516 | int vlv_gpu_freq(struct drm_i915_private *dev_priv, int val); |
2517 | int vlv_freq_opcode(struct drm_i915_private *dev_priv, int val); | |
42c0526c | 2518 | |
940aece4 D |
2519 | void vlv_force_wake_get(struct drm_i915_private *dev_priv, int fw_engine); |
2520 | void vlv_force_wake_put(struct drm_i915_private *dev_priv, int fw_engine); | |
2521 | ||
2522 | #define FORCEWAKE_VLV_RENDER_RANGE_OFFSET(reg) \ | |
2523 | (((reg) >= 0x2000 && (reg) < 0x4000) ||\ | |
2524 | ((reg) >= 0x5000 && (reg) < 0x8000) ||\ | |
2525 | ((reg) >= 0xB000 && (reg) < 0x12000) ||\ | |
2526 | ((reg) >= 0x2E000 && (reg) < 0x30000)) | |
2527 | ||
2528 | #define FORCEWAKE_VLV_MEDIA_RANGE_OFFSET(reg)\ | |
2529 | (((reg) >= 0x12000 && (reg) < 0x14000) ||\ | |
2530 | ((reg) >= 0x22000 && (reg) < 0x24000) ||\ | |
2531 | ((reg) >= 0x30000 && (reg) < 0x40000)) | |
2532 | ||
c8d9a590 D |
2533 | #define FORCEWAKE_RENDER (1 << 0) |
2534 | #define FORCEWAKE_MEDIA (1 << 1) | |
2535 | #define FORCEWAKE_ALL (FORCEWAKE_RENDER | FORCEWAKE_MEDIA) | |
2536 | ||
2537 | ||
0b274481 BW |
2538 | #define I915_READ8(reg) dev_priv->uncore.funcs.mmio_readb(dev_priv, (reg), true) |
2539 | #define I915_WRITE8(reg, val) dev_priv->uncore.funcs.mmio_writeb(dev_priv, (reg), (val), true) | |
2540 | ||
2541 | #define I915_READ16(reg) dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), true) | |
2542 | #define I915_WRITE16(reg, val) dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), true) | |
2543 | #define I915_READ16_NOTRACE(reg) dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), false) | |
2544 | #define I915_WRITE16_NOTRACE(reg, val) dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), false) | |
2545 | ||
2546 | #define I915_READ(reg) dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), true) | |
2547 | #define I915_WRITE(reg, val) dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), true) | |
2548 | #define I915_READ_NOTRACE(reg) dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), false) | |
2549 | #define I915_WRITE_NOTRACE(reg, val) dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), false) | |
2550 | ||
2551 | #define I915_WRITE64(reg, val) dev_priv->uncore.funcs.mmio_writeq(dev_priv, (reg), (val), true) | |
2552 | #define I915_READ64(reg) dev_priv->uncore.funcs.mmio_readq(dev_priv, (reg), true) | |
cae5852d ZN |
2553 | |
2554 | #define POSTING_READ(reg) (void)I915_READ_NOTRACE(reg) | |
2555 | #define POSTING_READ16(reg) (void)I915_READ16_NOTRACE(reg) | |
2556 | ||
55bc60db VS |
2557 | /* "Broadcast RGB" property */ |
2558 | #define INTEL_BROADCAST_RGB_AUTO 0 | |
2559 | #define INTEL_BROADCAST_RGB_FULL 1 | |
2560 | #define INTEL_BROADCAST_RGB_LIMITED 2 | |
ba4f01a3 | 2561 | |
766aa1c4 VS |
2562 | static inline uint32_t i915_vgacntrl_reg(struct drm_device *dev) |
2563 | { | |
2564 | if (HAS_PCH_SPLIT(dev)) | |
2565 | return CPU_VGACNTRL; | |
2566 | else if (IS_VALLEYVIEW(dev)) | |
2567 | return VLV_VGACNTRL; | |
2568 | else | |
2569 | return VGACNTRL; | |
2570 | } | |
2571 | ||
2bb4629a VS |
2572 | static inline void __user *to_user_ptr(u64 address) |
2573 | { | |
2574 | return (void __user *)(uintptr_t)address; | |
2575 | } | |
2576 | ||
df97729f ID |
2577 | static inline unsigned long msecs_to_jiffies_timeout(const unsigned int m) |
2578 | { | |
2579 | unsigned long j = msecs_to_jiffies(m); | |
2580 | ||
2581 | return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1); | |
2582 | } | |
2583 | ||
2584 | static inline unsigned long | |
2585 | timespec_to_jiffies_timeout(const struct timespec *value) | |
2586 | { | |
2587 | unsigned long j = timespec_to_jiffies(value); | |
2588 | ||
2589 | return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1); | |
2590 | } | |
2591 | ||
1da177e4 | 2592 | #endif |