Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.h -- Private header for the I915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 LT |
29 | |
30 | #ifndef _I915_DRV_H_ | |
31 | #define _I915_DRV_H_ | |
32 | ||
e9b73c67 CW |
33 | #include <uapi/drm/i915_drm.h> |
34 | ||
585fb111 | 35 | #include "i915_reg.h" |
79e53945 | 36 | #include "intel_bios.h" |
8187a2b7 | 37 | #include "intel_ringbuffer.h" |
0839ccb8 | 38 | #include <linux/io-mapping.h> |
f899fc64 | 39 | #include <linux/i2c.h> |
c167a6fc | 40 | #include <linux/i2c-algo-bit.h> |
0ade6386 | 41 | #include <drm/intel-gtt.h> |
aaa6fd2a | 42 | #include <linux/backlight.h> |
2911a35b | 43 | #include <linux/intel-iommu.h> |
742cbee8 | 44 | #include <linux/kref.h> |
9ee32fea | 45 | #include <linux/pm_qos.h> |
585fb111 | 46 | |
1da177e4 LT |
47 | /* General customization: |
48 | */ | |
49 | ||
50 | #define DRIVER_AUTHOR "Tungsten Graphics, Inc." | |
51 | ||
52 | #define DRIVER_NAME "i915" | |
53 | #define DRIVER_DESC "Intel Graphics" | |
673a394b | 54 | #define DRIVER_DATE "20080730" |
1da177e4 | 55 | |
317c35d1 JB |
56 | enum pipe { |
57 | PIPE_A = 0, | |
58 | PIPE_B, | |
9db4a9c7 JB |
59 | PIPE_C, |
60 | I915_MAX_PIPES | |
317c35d1 | 61 | }; |
9db4a9c7 | 62 | #define pipe_name(p) ((p) + 'A') |
317c35d1 | 63 | |
a5c961d1 PZ |
64 | enum transcoder { |
65 | TRANSCODER_A = 0, | |
66 | TRANSCODER_B, | |
67 | TRANSCODER_C, | |
68 | TRANSCODER_EDP = 0xF, | |
69 | }; | |
70 | #define transcoder_name(t) ((t) + 'A') | |
71 | ||
80824003 JB |
72 | enum plane { |
73 | PLANE_A = 0, | |
74 | PLANE_B, | |
9db4a9c7 | 75 | PLANE_C, |
80824003 | 76 | }; |
9db4a9c7 | 77 | #define plane_name(p) ((p) + 'A') |
52440211 | 78 | |
06da8da2 VS |
79 | #define sprite_name(p, s) ((p) * dev_priv->num_plane + (s) + 'A') |
80 | ||
2b139522 ED |
81 | enum port { |
82 | PORT_A = 0, | |
83 | PORT_B, | |
84 | PORT_C, | |
85 | PORT_D, | |
86 | PORT_E, | |
87 | I915_MAX_PORTS | |
88 | }; | |
89 | #define port_name(p) ((p) + 'A') | |
90 | ||
b97186f0 PZ |
91 | enum intel_display_power_domain { |
92 | POWER_DOMAIN_PIPE_A, | |
93 | POWER_DOMAIN_PIPE_B, | |
94 | POWER_DOMAIN_PIPE_C, | |
95 | POWER_DOMAIN_PIPE_A_PANEL_FITTER, | |
96 | POWER_DOMAIN_PIPE_B_PANEL_FITTER, | |
97 | POWER_DOMAIN_PIPE_C_PANEL_FITTER, | |
98 | POWER_DOMAIN_TRANSCODER_A, | |
99 | POWER_DOMAIN_TRANSCODER_B, | |
100 | POWER_DOMAIN_TRANSCODER_C, | |
101 | POWER_DOMAIN_TRANSCODER_EDP = POWER_DOMAIN_TRANSCODER_A + 0xF, | |
102 | }; | |
103 | ||
104 | #define POWER_DOMAIN_PIPE(pipe) ((pipe) + POWER_DOMAIN_PIPE_A) | |
105 | #define POWER_DOMAIN_PIPE_PANEL_FITTER(pipe) \ | |
106 | ((pipe) + POWER_DOMAIN_PIPE_A_PANEL_FITTER) | |
107 | #define POWER_DOMAIN_TRANSCODER(tran) ((tran) + POWER_DOMAIN_TRANSCODER_A) | |
108 | ||
1d843f9d EE |
109 | enum hpd_pin { |
110 | HPD_NONE = 0, | |
111 | HPD_PORT_A = HPD_NONE, /* PORT_A is internal */ | |
112 | HPD_TV = HPD_NONE, /* TV is known to be unreliable */ | |
113 | HPD_CRT, | |
114 | HPD_SDVO_B, | |
115 | HPD_SDVO_C, | |
116 | HPD_PORT_B, | |
117 | HPD_PORT_C, | |
118 | HPD_PORT_D, | |
119 | HPD_NUM_PINS | |
120 | }; | |
121 | ||
2a2d5482 CW |
122 | #define I915_GEM_GPU_DOMAINS \ |
123 | (I915_GEM_DOMAIN_RENDER | \ | |
124 | I915_GEM_DOMAIN_SAMPLER | \ | |
125 | I915_GEM_DOMAIN_COMMAND | \ | |
126 | I915_GEM_DOMAIN_INSTRUCTION | \ | |
127 | I915_GEM_DOMAIN_VERTEX) | |
62fdfeaf | 128 | |
7eb552ae | 129 | #define for_each_pipe(p) for ((p) = 0; (p) < INTEL_INFO(dev)->num_pipes; (p)++) |
9db4a9c7 | 130 | |
6c2b7c12 DV |
131 | #define for_each_encoder_on_crtc(dev, __crtc, intel_encoder) \ |
132 | list_for_each_entry((intel_encoder), &(dev)->mode_config.encoder_list, base.head) \ | |
133 | if ((intel_encoder)->base.crtc == (__crtc)) | |
134 | ||
e7b903d2 DV |
135 | struct drm_i915_private; |
136 | ||
46edb027 DV |
137 | enum intel_dpll_id { |
138 | DPLL_ID_PRIVATE = -1, /* non-shared dpll in use */ | |
139 | /* real shared dpll ids must be >= 0 */ | |
140 | DPLL_ID_PCH_PLL_A, | |
141 | DPLL_ID_PCH_PLL_B, | |
142 | }; | |
143 | #define I915_NUM_PLLS 2 | |
144 | ||
5358901f | 145 | struct intel_dpll_hw_state { |
66e985c0 | 146 | uint32_t dpll; |
8bcc2795 | 147 | uint32_t dpll_md; |
66e985c0 DV |
148 | uint32_t fp0; |
149 | uint32_t fp1; | |
5358901f DV |
150 | }; |
151 | ||
e72f9fbf | 152 | struct intel_shared_dpll { |
ee7b9f93 JB |
153 | int refcount; /* count of number of CRTCs sharing this PLL */ |
154 | int active; /* count of number of active CRTCs (i.e. DPMS on) */ | |
155 | bool on; /* is the PLL actually active? Disabled during modeset */ | |
46edb027 DV |
156 | const char *name; |
157 | /* should match the index in the dev_priv->shared_dplls array */ | |
158 | enum intel_dpll_id id; | |
5358901f | 159 | struct intel_dpll_hw_state hw_state; |
15bdd4cf DV |
160 | void (*mode_set)(struct drm_i915_private *dev_priv, |
161 | struct intel_shared_dpll *pll); | |
e7b903d2 DV |
162 | void (*enable)(struct drm_i915_private *dev_priv, |
163 | struct intel_shared_dpll *pll); | |
164 | void (*disable)(struct drm_i915_private *dev_priv, | |
165 | struct intel_shared_dpll *pll); | |
5358901f DV |
166 | bool (*get_hw_state)(struct drm_i915_private *dev_priv, |
167 | struct intel_shared_dpll *pll, | |
168 | struct intel_dpll_hw_state *hw_state); | |
ee7b9f93 | 169 | }; |
ee7b9f93 | 170 | |
e69d0bc1 DV |
171 | /* Used by dp and fdi links */ |
172 | struct intel_link_m_n { | |
173 | uint32_t tu; | |
174 | uint32_t gmch_m; | |
175 | uint32_t gmch_n; | |
176 | uint32_t link_m; | |
177 | uint32_t link_n; | |
178 | }; | |
179 | ||
180 | void intel_link_compute_m_n(int bpp, int nlanes, | |
181 | int pixel_clock, int link_clock, | |
182 | struct intel_link_m_n *m_n); | |
183 | ||
6441ab5f PZ |
184 | struct intel_ddi_plls { |
185 | int spll_refcount; | |
186 | int wrpll1_refcount; | |
187 | int wrpll2_refcount; | |
188 | }; | |
189 | ||
1da177e4 LT |
190 | /* Interface history: |
191 | * | |
192 | * 1.1: Original. | |
0d6aa60b DA |
193 | * 1.2: Add Power Management |
194 | * 1.3: Add vblank support | |
de227f5f | 195 | * 1.4: Fix cmdbuffer path, add heap destroy |
702880f2 | 196 | * 1.5: Add vblank pipe configuration |
2228ed67 MCA |
197 | * 1.6: - New ioctl for scheduling buffer swaps on vertical blank |
198 | * - Support vertical blank on secondary display pipe | |
1da177e4 LT |
199 | */ |
200 | #define DRIVER_MAJOR 1 | |
2228ed67 | 201 | #define DRIVER_MINOR 6 |
1da177e4 LT |
202 | #define DRIVER_PATCHLEVEL 0 |
203 | ||
673a394b | 204 | #define WATCH_COHERENCY 0 |
23bc5982 | 205 | #define WATCH_LISTS 0 |
42d6ab48 | 206 | #define WATCH_GTT 0 |
673a394b | 207 | |
71acb5eb DA |
208 | #define I915_GEM_PHYS_CURSOR_0 1 |
209 | #define I915_GEM_PHYS_CURSOR_1 2 | |
210 | #define I915_GEM_PHYS_OVERLAY_REGS 3 | |
211 | #define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS) | |
212 | ||
213 | struct drm_i915_gem_phys_object { | |
214 | int id; | |
215 | struct page **page_list; | |
216 | drm_dma_handle_t *handle; | |
05394f39 | 217 | struct drm_i915_gem_object *cur_obj; |
71acb5eb DA |
218 | }; |
219 | ||
0a3e67a4 JB |
220 | struct opregion_header; |
221 | struct opregion_acpi; | |
222 | struct opregion_swsci; | |
223 | struct opregion_asle; | |
224 | ||
8ee1c3db | 225 | struct intel_opregion { |
5bc4418b BW |
226 | struct opregion_header __iomem *header; |
227 | struct opregion_acpi __iomem *acpi; | |
228 | struct opregion_swsci __iomem *swsci; | |
229 | struct opregion_asle __iomem *asle; | |
230 | void __iomem *vbt; | |
01fe9dbd | 231 | u32 __iomem *lid_state; |
8ee1c3db | 232 | }; |
44834a67 | 233 | #define OPREGION_SIZE (8*1024) |
8ee1c3db | 234 | |
6ef3d427 CW |
235 | struct intel_overlay; |
236 | struct intel_overlay_error_state; | |
237 | ||
7c1c2871 DA |
238 | struct drm_i915_master_private { |
239 | drm_local_map_t *sarea; | |
240 | struct _drm_i915_sarea *sarea_priv; | |
241 | }; | |
de151cf6 | 242 | #define I915_FENCE_REG_NONE -1 |
42b5aeab VS |
243 | #define I915_MAX_NUM_FENCES 32 |
244 | /* 32 fences + sign bit for FENCE_REG_NONE */ | |
245 | #define I915_MAX_NUM_FENCE_BITS 6 | |
de151cf6 JB |
246 | |
247 | struct drm_i915_fence_reg { | |
007cc8ac | 248 | struct list_head lru_list; |
caea7476 | 249 | struct drm_i915_gem_object *obj; |
1690e1eb | 250 | int pin_count; |
de151cf6 | 251 | }; |
7c1c2871 | 252 | |
9b9d172d | 253 | struct sdvo_device_mapping { |
e957d772 | 254 | u8 initialized; |
9b9d172d | 255 | u8 dvo_port; |
256 | u8 slave_addr; | |
257 | u8 dvo_wiring; | |
e957d772 | 258 | u8 i2c_pin; |
b1083333 | 259 | u8 ddc_pin; |
9b9d172d | 260 | }; |
261 | ||
c4a1d9e4 CW |
262 | struct intel_display_error_state; |
263 | ||
63eeaf38 | 264 | struct drm_i915_error_state { |
742cbee8 | 265 | struct kref ref; |
63eeaf38 JB |
266 | u32 eir; |
267 | u32 pgtbl_er; | |
be998e2e | 268 | u32 ier; |
b9a3906b | 269 | u32 ccid; |
0f3b6849 CW |
270 | u32 derrmr; |
271 | u32 forcewake; | |
9574b3fe | 272 | bool waiting[I915_NUM_RINGS]; |
9db4a9c7 | 273 | u32 pipestat[I915_MAX_PIPES]; |
c1cd90ed DV |
274 | u32 tail[I915_NUM_RINGS]; |
275 | u32 head[I915_NUM_RINGS]; | |
0f3b6849 | 276 | u32 ctl[I915_NUM_RINGS]; |
d27b1e0e DV |
277 | u32 ipeir[I915_NUM_RINGS]; |
278 | u32 ipehr[I915_NUM_RINGS]; | |
279 | u32 instdone[I915_NUM_RINGS]; | |
280 | u32 acthd[I915_NUM_RINGS]; | |
7e3b8737 | 281 | u32 semaphore_mboxes[I915_NUM_RINGS][I915_NUM_RINGS - 1]; |
df2b23d9 | 282 | u32 semaphore_seqno[I915_NUM_RINGS][I915_NUM_RINGS - 1]; |
12f55818 | 283 | u32 rc_psmi[I915_NUM_RINGS]; /* sleep state */ |
7e3b8737 DV |
284 | /* our own tracking of ring head and tail */ |
285 | u32 cpu_ring_head[I915_NUM_RINGS]; | |
286 | u32 cpu_ring_tail[I915_NUM_RINGS]; | |
1d8f38f4 | 287 | u32 error; /* gen6+ */ |
71e172e8 | 288 | u32 err_int; /* gen7 */ |
c1cd90ed DV |
289 | u32 instpm[I915_NUM_RINGS]; |
290 | u32 instps[I915_NUM_RINGS]; | |
050ee91f | 291 | u32 extra_instdone[I915_NUM_INSTDONE_REG]; |
d27b1e0e | 292 | u32 seqno[I915_NUM_RINGS]; |
9df30794 | 293 | u64 bbaddr; |
33f3f518 DV |
294 | u32 fault_reg[I915_NUM_RINGS]; |
295 | u32 done_reg; | |
c1cd90ed | 296 | u32 faddr[I915_NUM_RINGS]; |
4b9de737 | 297 | u64 fence[I915_MAX_NUM_FENCES]; |
63eeaf38 | 298 | struct timeval time; |
52d39a21 CW |
299 | struct drm_i915_error_ring { |
300 | struct drm_i915_error_object { | |
301 | int page_count; | |
302 | u32 gtt_offset; | |
303 | u32 *pages[0]; | |
8c123e54 | 304 | } *ringbuffer, *batchbuffer, *ctx; |
52d39a21 CW |
305 | struct drm_i915_error_request { |
306 | long jiffies; | |
307 | u32 seqno; | |
ee4f42b1 | 308 | u32 tail; |
52d39a21 CW |
309 | } *requests; |
310 | int num_requests; | |
311 | } ring[I915_NUM_RINGS]; | |
9df30794 | 312 | struct drm_i915_error_buffer { |
a779e5ab | 313 | u32 size; |
9df30794 | 314 | u32 name; |
0201f1ec | 315 | u32 rseqno, wseqno; |
9df30794 CW |
316 | u32 gtt_offset; |
317 | u32 read_domains; | |
318 | u32 write_domain; | |
4b9de737 | 319 | s32 fence_reg:I915_MAX_NUM_FENCE_BITS; |
9df30794 CW |
320 | s32 pinned:2; |
321 | u32 tiling:2; | |
322 | u32 dirty:1; | |
323 | u32 purgeable:1; | |
5d1333fc | 324 | s32 ring:4; |
93dfb40c | 325 | u32 cache_level:2; |
c724e8a9 CW |
326 | } *active_bo, *pinned_bo; |
327 | u32 active_bo_count, pinned_bo_count; | |
6ef3d427 | 328 | struct intel_overlay_error_state *overlay; |
c4a1d9e4 | 329 | struct intel_display_error_state *display; |
63eeaf38 JB |
330 | }; |
331 | ||
b8cecdf5 | 332 | struct intel_crtc_config; |
0e8ffe1b | 333 | struct intel_crtc; |
ee9300bb DV |
334 | struct intel_limit; |
335 | struct dpll; | |
b8cecdf5 | 336 | |
e70236a8 | 337 | struct drm_i915_display_funcs { |
ee5382ae | 338 | bool (*fbc_enabled)(struct drm_device *dev); |
e70236a8 JB |
339 | void (*enable_fbc)(struct drm_crtc *crtc, unsigned long interval); |
340 | void (*disable_fbc)(struct drm_device *dev); | |
341 | int (*get_display_clock_speed)(struct drm_device *dev); | |
342 | int (*get_fifo_size)(struct drm_device *dev, int plane); | |
ee9300bb DV |
343 | /** |
344 | * find_dpll() - Find the best values for the PLL | |
345 | * @limit: limits for the PLL | |
346 | * @crtc: current CRTC | |
347 | * @target: target frequency in kHz | |
348 | * @refclk: reference clock frequency in kHz | |
349 | * @match_clock: if provided, @best_clock P divider must | |
350 | * match the P divider from @match_clock | |
351 | * used for LVDS downclocking | |
352 | * @best_clock: best PLL values found | |
353 | * | |
354 | * Returns true on success, false on failure. | |
355 | */ | |
356 | bool (*find_dpll)(const struct intel_limit *limit, | |
357 | struct drm_crtc *crtc, | |
358 | int target, int refclk, | |
359 | struct dpll *match_clock, | |
360 | struct dpll *best_clock); | |
d210246a | 361 | void (*update_wm)(struct drm_device *dev); |
b840d907 | 362 | void (*update_sprite_wm)(struct drm_device *dev, int pipe, |
4c4ff43a PZ |
363 | uint32_t sprite_width, int pixel_size, |
364 | bool enable); | |
47fab737 | 365 | void (*modeset_global_resources)(struct drm_device *dev); |
0e8ffe1b DV |
366 | /* Returns the active state of the crtc, and if the crtc is active, |
367 | * fills out the pipe-config with the hw state. */ | |
368 | bool (*get_pipe_config)(struct intel_crtc *, | |
369 | struct intel_crtc_config *); | |
f564048e | 370 | int (*crtc_mode_set)(struct drm_crtc *crtc, |
f564048e EA |
371 | int x, int y, |
372 | struct drm_framebuffer *old_fb); | |
76e5a89c DV |
373 | void (*crtc_enable)(struct drm_crtc *crtc); |
374 | void (*crtc_disable)(struct drm_crtc *crtc); | |
ee7b9f93 | 375 | void (*off)(struct drm_crtc *crtc); |
e0dac65e WF |
376 | void (*write_eld)(struct drm_connector *connector, |
377 | struct drm_crtc *crtc); | |
674cf967 | 378 | void (*fdi_link_train)(struct drm_crtc *crtc); |
6067aaea | 379 | void (*init_clock_gating)(struct drm_device *dev); |
8c9f3aaf JB |
380 | int (*queue_flip)(struct drm_device *dev, struct drm_crtc *crtc, |
381 | struct drm_framebuffer *fb, | |
382 | struct drm_i915_gem_object *obj); | |
17638cd6 JB |
383 | int (*update_plane)(struct drm_crtc *crtc, struct drm_framebuffer *fb, |
384 | int x, int y); | |
20afbda2 | 385 | void (*hpd_irq_setup)(struct drm_device *dev); |
e70236a8 JB |
386 | /* clock updates for mode set */ |
387 | /* cursor updates */ | |
388 | /* render clock increase/decrease */ | |
389 | /* display clock increase/decrease */ | |
390 | /* pll clock increase/decrease */ | |
e70236a8 JB |
391 | }; |
392 | ||
990bbdad CW |
393 | struct drm_i915_gt_funcs { |
394 | void (*force_wake_get)(struct drm_i915_private *dev_priv); | |
395 | void (*force_wake_put)(struct drm_i915_private *dev_priv); | |
396 | }; | |
397 | ||
79fc46df DL |
398 | #define DEV_INFO_FOR_EACH_FLAG(func, sep) \ |
399 | func(is_mobile) sep \ | |
400 | func(is_i85x) sep \ | |
401 | func(is_i915g) sep \ | |
402 | func(is_i945gm) sep \ | |
403 | func(is_g33) sep \ | |
404 | func(need_gfx_hws) sep \ | |
405 | func(is_g4x) sep \ | |
406 | func(is_pineview) sep \ | |
407 | func(is_broadwater) sep \ | |
408 | func(is_crestline) sep \ | |
409 | func(is_ivybridge) sep \ | |
410 | func(is_valleyview) sep \ | |
411 | func(is_haswell) sep \ | |
412 | func(has_force_wake) sep \ | |
413 | func(has_fbc) sep \ | |
414 | func(has_pipe_cxsr) sep \ | |
415 | func(has_hotplug) sep \ | |
416 | func(cursor_needs_physical) sep \ | |
417 | func(has_overlay) sep \ | |
418 | func(overlay_needs_physical) sep \ | |
419 | func(supports_tv) sep \ | |
420 | func(has_bsd_ring) sep \ | |
421 | func(has_blt_ring) sep \ | |
f72a1183 | 422 | func(has_vebox_ring) sep \ |
dd93be58 | 423 | func(has_llc) sep \ |
30568c45 DL |
424 | func(has_ddi) sep \ |
425 | func(has_fpga_dbg) | |
c96ea64e | 426 | |
a587f779 DL |
427 | #define DEFINE_FLAG(name) u8 name:1 |
428 | #define SEP_SEMICOLON ; | |
c96ea64e | 429 | |
cfdf1fa2 | 430 | struct intel_device_info { |
10fce67a | 431 | u32 display_mmio_offset; |
7eb552ae | 432 | u8 num_pipes:3; |
c96c3a8c | 433 | u8 gen; |
a587f779 | 434 | DEV_INFO_FOR_EACH_FLAG(DEFINE_FLAG, SEP_SEMICOLON); |
cfdf1fa2 KH |
435 | }; |
436 | ||
a587f779 DL |
437 | #undef DEFINE_FLAG |
438 | #undef SEP_SEMICOLON | |
439 | ||
7faf1ab2 DV |
440 | enum i915_cache_level { |
441 | I915_CACHE_NONE = 0, | |
442 | I915_CACHE_LLC, | |
443 | I915_CACHE_LLC_MLC, /* gen6+, in docs at least! */ | |
444 | }; | |
445 | ||
2d04befb KG |
446 | typedef uint32_t gen6_gtt_pte_t; |
447 | ||
5d4545ae BW |
448 | /* The Graphics Translation Table is the way in which GEN hardware translates a |
449 | * Graphics Virtual Address into a Physical Address. In addition to the normal | |
450 | * collateral associated with any va->pa translations GEN hardware also has a | |
451 | * portion of the GTT which can be mapped by the CPU and remain both coherent | |
452 | * and correct (in cases like swizzling). That region is referred to as GMADR in | |
453 | * the spec. | |
454 | */ | |
455 | struct i915_gtt { | |
456 | unsigned long start; /* Start offset of used GTT */ | |
457 | size_t total; /* Total size GTT can map */ | |
baa09f5f | 458 | size_t stolen_size; /* Total size of stolen memory */ |
5d4545ae BW |
459 | |
460 | unsigned long mappable_end; /* End offset that we can CPU map */ | |
461 | struct io_mapping *mappable; /* Mapping to our CPU mappable region */ | |
462 | phys_addr_t mappable_base; /* PA of our GMADR */ | |
463 | ||
464 | /** "Graphics Stolen Memory" holds the global PTEs */ | |
465 | void __iomem *gsm; | |
a81cc00c BW |
466 | |
467 | bool do_idle_maps; | |
67167240 BW |
468 | struct { |
469 | dma_addr_t addr; | |
470 | struct page *page; | |
471 | } scratch; | |
7faf1ab2 DV |
472 | |
473 | /* global gtt ops */ | |
baa09f5f | 474 | int (*gtt_probe)(struct drm_device *dev, size_t *gtt_total, |
41907ddc BW |
475 | size_t *stolen, phys_addr_t *mappable_base, |
476 | unsigned long *mappable_end); | |
baa09f5f | 477 | void (*gtt_remove)(struct drm_device *dev); |
7faf1ab2 DV |
478 | void (*gtt_clear_range)(struct drm_device *dev, |
479 | unsigned int first_entry, | |
480 | unsigned int num_entries); | |
481 | void (*gtt_insert_entries)(struct drm_device *dev, | |
482 | struct sg_table *st, | |
483 | unsigned int pg_start, | |
484 | enum i915_cache_level cache_level); | |
2d04befb KG |
485 | gen6_gtt_pte_t (*pte_encode)(struct drm_device *dev, |
486 | dma_addr_t addr, | |
487 | enum i915_cache_level level); | |
5d4545ae | 488 | }; |
a54c0c27 | 489 | #define gtt_total_entries(gtt) ((gtt).total >> PAGE_SHIFT) |
5d4545ae | 490 | |
1d2a314c | 491 | struct i915_hw_ppgtt { |
8f2c59f0 | 492 | struct drm_device *dev; |
1d2a314c DV |
493 | unsigned num_pd_entries; |
494 | struct page **pt_pages; | |
495 | uint32_t pd_offset; | |
496 | dma_addr_t *pt_dma_addr; | |
def886c3 DV |
497 | |
498 | /* pte functions, mirroring the interface of the global gtt. */ | |
499 | void (*clear_range)(struct i915_hw_ppgtt *ppgtt, | |
500 | unsigned int first_entry, | |
501 | unsigned int num_entries); | |
502 | void (*insert_entries)(struct i915_hw_ppgtt *ppgtt, | |
503 | struct sg_table *st, | |
504 | unsigned int pg_start, | |
505 | enum i915_cache_level cache_level); | |
2d04befb KG |
506 | gen6_gtt_pte_t (*pte_encode)(struct drm_device *dev, |
507 | dma_addr_t addr, | |
508 | enum i915_cache_level level); | |
b7c36d25 | 509 | int (*enable)(struct drm_device *dev); |
3440d265 | 510 | void (*cleanup)(struct i915_hw_ppgtt *ppgtt); |
1d2a314c DV |
511 | }; |
512 | ||
e59ec13d MK |
513 | struct i915_ctx_hang_stats { |
514 | /* This context had batch pending when hang was declared */ | |
515 | unsigned batch_pending; | |
516 | ||
517 | /* This context had batch active when hang was declared */ | |
518 | unsigned batch_active; | |
519 | }; | |
40521054 BW |
520 | |
521 | /* This must match up with the value previously used for execbuf2.rsvd1. */ | |
522 | #define DEFAULT_CONTEXT_ID 0 | |
523 | struct i915_hw_context { | |
dce3271b | 524 | struct kref ref; |
40521054 | 525 | int id; |
e0556841 | 526 | bool is_initialized; |
40521054 BW |
527 | struct drm_i915_file_private *file_priv; |
528 | struct intel_ring_buffer *ring; | |
529 | struct drm_i915_gem_object *obj; | |
e59ec13d | 530 | struct i915_ctx_hang_stats hang_stats; |
40521054 BW |
531 | }; |
532 | ||
b5e50c3f | 533 | enum no_fbc_reason { |
bed4a673 | 534 | FBC_NO_OUTPUT, /* no outputs enabled to compress */ |
b5e50c3f JB |
535 | FBC_STOLEN_TOO_SMALL, /* not enough space to hold compressed buffers */ |
536 | FBC_UNSUPPORTED_MODE, /* interlace or doublescanned mode */ | |
537 | FBC_MODE_TOO_LARGE, /* mode too large for compression */ | |
538 | FBC_BAD_PLANE, /* fbc not supported on plane */ | |
539 | FBC_NOT_TILED, /* buffer not tiled */ | |
9c928d16 | 540 | FBC_MULTIPLE_PIPES, /* more than one pipe active */ |
c1a9f047 | 541 | FBC_MODULE_PARAM, |
8a5729a3 | 542 | FBC_CHIP_DEFAULT, /* disabled by default on this chip */ |
b5e50c3f JB |
543 | }; |
544 | ||
3bad0781 | 545 | enum intel_pch { |
f0350830 | 546 | PCH_NONE = 0, /* No PCH present */ |
3bad0781 ZW |
547 | PCH_IBX, /* Ibexpeak PCH */ |
548 | PCH_CPT, /* Cougarpoint PCH */ | |
eb877ebf | 549 | PCH_LPT, /* Lynxpoint PCH */ |
40c7ead9 | 550 | PCH_NOP, |
3bad0781 ZW |
551 | }; |
552 | ||
988d6ee8 PZ |
553 | enum intel_sbi_destination { |
554 | SBI_ICLK, | |
555 | SBI_MPHY, | |
556 | }; | |
557 | ||
b690e96c | 558 | #define QUIRK_PIPEA_FORCE (1<<0) |
435793df | 559 | #define QUIRK_LVDS_SSC_DISABLE (1<<1) |
4dca20ef | 560 | #define QUIRK_INVERT_BRIGHTNESS (1<<2) |
b690e96c | 561 | |
8be48d92 | 562 | struct intel_fbdev; |
1630fe75 | 563 | struct intel_fbc_work; |
38651674 | 564 | |
c2b9152f DV |
565 | struct intel_gmbus { |
566 | struct i2c_adapter adapter; | |
f2ce9faf | 567 | u32 force_bit; |
c2b9152f | 568 | u32 reg0; |
36c785f0 | 569 | u32 gpio_reg; |
c167a6fc | 570 | struct i2c_algo_bit_data bit_algo; |
c2b9152f DV |
571 | struct drm_i915_private *dev_priv; |
572 | }; | |
573 | ||
f4c956ad | 574 | struct i915_suspend_saved_registers { |
ba8bbcf6 JB |
575 | u8 saveLBB; |
576 | u32 saveDSPACNTR; | |
577 | u32 saveDSPBCNTR; | |
e948e994 | 578 | u32 saveDSPARB; |
ba8bbcf6 JB |
579 | u32 savePIPEACONF; |
580 | u32 savePIPEBCONF; | |
581 | u32 savePIPEASRC; | |
582 | u32 savePIPEBSRC; | |
583 | u32 saveFPA0; | |
584 | u32 saveFPA1; | |
585 | u32 saveDPLL_A; | |
586 | u32 saveDPLL_A_MD; | |
587 | u32 saveHTOTAL_A; | |
588 | u32 saveHBLANK_A; | |
589 | u32 saveHSYNC_A; | |
590 | u32 saveVTOTAL_A; | |
591 | u32 saveVBLANK_A; | |
592 | u32 saveVSYNC_A; | |
593 | u32 saveBCLRPAT_A; | |
5586c8bc | 594 | u32 saveTRANSACONF; |
42048781 ZW |
595 | u32 saveTRANS_HTOTAL_A; |
596 | u32 saveTRANS_HBLANK_A; | |
597 | u32 saveTRANS_HSYNC_A; | |
598 | u32 saveTRANS_VTOTAL_A; | |
599 | u32 saveTRANS_VBLANK_A; | |
600 | u32 saveTRANS_VSYNC_A; | |
0da3ea12 | 601 | u32 savePIPEASTAT; |
ba8bbcf6 JB |
602 | u32 saveDSPASTRIDE; |
603 | u32 saveDSPASIZE; | |
604 | u32 saveDSPAPOS; | |
585fb111 | 605 | u32 saveDSPAADDR; |
ba8bbcf6 JB |
606 | u32 saveDSPASURF; |
607 | u32 saveDSPATILEOFF; | |
608 | u32 savePFIT_PGM_RATIOS; | |
0eb96d6e | 609 | u32 saveBLC_HIST_CTL; |
ba8bbcf6 JB |
610 | u32 saveBLC_PWM_CTL; |
611 | u32 saveBLC_PWM_CTL2; | |
42048781 ZW |
612 | u32 saveBLC_CPU_PWM_CTL; |
613 | u32 saveBLC_CPU_PWM_CTL2; | |
ba8bbcf6 JB |
614 | u32 saveFPB0; |
615 | u32 saveFPB1; | |
616 | u32 saveDPLL_B; | |
617 | u32 saveDPLL_B_MD; | |
618 | u32 saveHTOTAL_B; | |
619 | u32 saveHBLANK_B; | |
620 | u32 saveHSYNC_B; | |
621 | u32 saveVTOTAL_B; | |
622 | u32 saveVBLANK_B; | |
623 | u32 saveVSYNC_B; | |
624 | u32 saveBCLRPAT_B; | |
5586c8bc | 625 | u32 saveTRANSBCONF; |
42048781 ZW |
626 | u32 saveTRANS_HTOTAL_B; |
627 | u32 saveTRANS_HBLANK_B; | |
628 | u32 saveTRANS_HSYNC_B; | |
629 | u32 saveTRANS_VTOTAL_B; | |
630 | u32 saveTRANS_VBLANK_B; | |
631 | u32 saveTRANS_VSYNC_B; | |
0da3ea12 | 632 | u32 savePIPEBSTAT; |
ba8bbcf6 JB |
633 | u32 saveDSPBSTRIDE; |
634 | u32 saveDSPBSIZE; | |
635 | u32 saveDSPBPOS; | |
585fb111 | 636 | u32 saveDSPBADDR; |
ba8bbcf6 JB |
637 | u32 saveDSPBSURF; |
638 | u32 saveDSPBTILEOFF; | |
585fb111 JB |
639 | u32 saveVGA0; |
640 | u32 saveVGA1; | |
641 | u32 saveVGA_PD; | |
ba8bbcf6 JB |
642 | u32 saveVGACNTRL; |
643 | u32 saveADPA; | |
644 | u32 saveLVDS; | |
585fb111 JB |
645 | u32 savePP_ON_DELAYS; |
646 | u32 savePP_OFF_DELAYS; | |
ba8bbcf6 JB |
647 | u32 saveDVOA; |
648 | u32 saveDVOB; | |
649 | u32 saveDVOC; | |
650 | u32 savePP_ON; | |
651 | u32 savePP_OFF; | |
652 | u32 savePP_CONTROL; | |
585fb111 | 653 | u32 savePP_DIVISOR; |
ba8bbcf6 JB |
654 | u32 savePFIT_CONTROL; |
655 | u32 save_palette_a[256]; | |
656 | u32 save_palette_b[256]; | |
06027f91 | 657 | u32 saveDPFC_CB_BASE; |
ba8bbcf6 JB |
658 | u32 saveFBC_CFB_BASE; |
659 | u32 saveFBC_LL_BASE; | |
660 | u32 saveFBC_CONTROL; | |
661 | u32 saveFBC_CONTROL2; | |
0da3ea12 JB |
662 | u32 saveIER; |
663 | u32 saveIIR; | |
664 | u32 saveIMR; | |
42048781 ZW |
665 | u32 saveDEIER; |
666 | u32 saveDEIMR; | |
667 | u32 saveGTIER; | |
668 | u32 saveGTIMR; | |
669 | u32 saveFDI_RXA_IMR; | |
670 | u32 saveFDI_RXB_IMR; | |
1f84e550 | 671 | u32 saveCACHE_MODE_0; |
1f84e550 | 672 | u32 saveMI_ARB_STATE; |
ba8bbcf6 JB |
673 | u32 saveSWF0[16]; |
674 | u32 saveSWF1[16]; | |
675 | u32 saveSWF2[3]; | |
676 | u8 saveMSR; | |
677 | u8 saveSR[8]; | |
123f794f | 678 | u8 saveGR[25]; |
ba8bbcf6 | 679 | u8 saveAR_INDEX; |
a59e122a | 680 | u8 saveAR[21]; |
ba8bbcf6 | 681 | u8 saveDACMASK; |
a59e122a | 682 | u8 saveCR[37]; |
4b9de737 | 683 | uint64_t saveFENCE[I915_MAX_NUM_FENCES]; |
1fd1c624 EA |
684 | u32 saveCURACNTR; |
685 | u32 saveCURAPOS; | |
686 | u32 saveCURABASE; | |
687 | u32 saveCURBCNTR; | |
688 | u32 saveCURBPOS; | |
689 | u32 saveCURBBASE; | |
690 | u32 saveCURSIZE; | |
a4fc5ed6 KP |
691 | u32 saveDP_B; |
692 | u32 saveDP_C; | |
693 | u32 saveDP_D; | |
694 | u32 savePIPEA_GMCH_DATA_M; | |
695 | u32 savePIPEB_GMCH_DATA_M; | |
696 | u32 savePIPEA_GMCH_DATA_N; | |
697 | u32 savePIPEB_GMCH_DATA_N; | |
698 | u32 savePIPEA_DP_LINK_M; | |
699 | u32 savePIPEB_DP_LINK_M; | |
700 | u32 savePIPEA_DP_LINK_N; | |
701 | u32 savePIPEB_DP_LINK_N; | |
42048781 ZW |
702 | u32 saveFDI_RXA_CTL; |
703 | u32 saveFDI_TXA_CTL; | |
704 | u32 saveFDI_RXB_CTL; | |
705 | u32 saveFDI_TXB_CTL; | |
706 | u32 savePFA_CTL_1; | |
707 | u32 savePFB_CTL_1; | |
708 | u32 savePFA_WIN_SZ; | |
709 | u32 savePFB_WIN_SZ; | |
710 | u32 savePFA_WIN_POS; | |
711 | u32 savePFB_WIN_POS; | |
5586c8bc ZW |
712 | u32 savePCH_DREF_CONTROL; |
713 | u32 saveDISP_ARB_CTL; | |
714 | u32 savePIPEA_DATA_M1; | |
715 | u32 savePIPEA_DATA_N1; | |
716 | u32 savePIPEA_LINK_M1; | |
717 | u32 savePIPEA_LINK_N1; | |
718 | u32 savePIPEB_DATA_M1; | |
719 | u32 savePIPEB_DATA_N1; | |
720 | u32 savePIPEB_LINK_M1; | |
721 | u32 savePIPEB_LINK_N1; | |
b5b72e89 | 722 | u32 saveMCHBAR_RENDER_STANDBY; |
cda2bb78 | 723 | u32 savePCH_PORT_HOTPLUG; |
f4c956ad | 724 | }; |
c85aa885 DV |
725 | |
726 | struct intel_gen6_power_mgmt { | |
727 | struct work_struct work; | |
52ceb908 | 728 | struct delayed_work vlv_work; |
c85aa885 DV |
729 | u32 pm_iir; |
730 | /* lock - irqsave spinlock that protectects the work_struct and | |
731 | * pm_iir. */ | |
732 | spinlock_t lock; | |
733 | ||
734 | /* The below variables an all the rps hw state are protected by | |
735 | * dev->struct mutext. */ | |
736 | u8 cur_delay; | |
737 | u8 min_delay; | |
738 | u8 max_delay; | |
52ceb908 | 739 | u8 rpe_delay; |
31c77388 | 740 | u8 hw_max; |
1a01ab3b JB |
741 | |
742 | struct delayed_work delayed_resume_work; | |
4fc688ce JB |
743 | |
744 | /* | |
745 | * Protects RPS/RC6 register access and PCU communication. | |
746 | * Must be taken after struct_mutex if nested. | |
747 | */ | |
748 | struct mutex hw_lock; | |
c85aa885 DV |
749 | }; |
750 | ||
1a240d4d DV |
751 | /* defined intel_pm.c */ |
752 | extern spinlock_t mchdev_lock; | |
753 | ||
c85aa885 DV |
754 | struct intel_ilk_power_mgmt { |
755 | u8 cur_delay; | |
756 | u8 min_delay; | |
757 | u8 max_delay; | |
758 | u8 fmax; | |
759 | u8 fstart; | |
760 | ||
761 | u64 last_count1; | |
762 | unsigned long last_time1; | |
763 | unsigned long chipset_power; | |
764 | u64 last_count2; | |
765 | struct timespec last_time2; | |
766 | unsigned long gfx_power; | |
767 | u8 corr; | |
768 | ||
769 | int c_m; | |
770 | int r_t; | |
3e373948 DV |
771 | |
772 | struct drm_i915_gem_object *pwrctx; | |
773 | struct drm_i915_gem_object *renderctx; | |
c85aa885 DV |
774 | }; |
775 | ||
a38911a3 WX |
776 | /* Power well structure for haswell */ |
777 | struct i915_power_well { | |
778 | struct drm_device *device; | |
779 | spinlock_t lock; | |
780 | /* power well enable/disable usage count */ | |
781 | int count; | |
782 | int i915_request; | |
783 | }; | |
784 | ||
231f42a4 DV |
785 | struct i915_dri1_state { |
786 | unsigned allow_batchbuffer : 1; | |
787 | u32 __iomem *gfx_hws_cpu_addr; | |
788 | ||
789 | unsigned int cpp; | |
790 | int back_offset; | |
791 | int front_offset; | |
792 | int current_page; | |
793 | int page_flipping; | |
794 | ||
795 | uint32_t counter; | |
796 | }; | |
797 | ||
a4da4fa4 DV |
798 | struct intel_l3_parity { |
799 | u32 *remap_info; | |
800 | struct work_struct error_work; | |
801 | }; | |
802 | ||
4b5aed62 | 803 | struct i915_gem_mm { |
4b5aed62 DV |
804 | /** Memory allocator for GTT stolen memory */ |
805 | struct drm_mm stolen; | |
806 | /** Memory allocator for GTT */ | |
807 | struct drm_mm gtt_space; | |
808 | /** List of all objects in gtt_space. Used to restore gtt | |
809 | * mappings on resume */ | |
810 | struct list_head bound_list; | |
811 | /** | |
812 | * List of objects which are not bound to the GTT (thus | |
813 | * are idle and not used by the GPU) but still have | |
814 | * (presumably uncached) pages still attached. | |
815 | */ | |
816 | struct list_head unbound_list; | |
817 | ||
818 | /** Usable portion of the GTT for GEM */ | |
819 | unsigned long stolen_base; /* limited to low memory (32-bit) */ | |
820 | ||
821 | int gtt_mtrr; | |
822 | ||
823 | /** PPGTT used for aliasing the PPGTT with the GTT */ | |
824 | struct i915_hw_ppgtt *aliasing_ppgtt; | |
825 | ||
826 | struct shrinker inactive_shrinker; | |
827 | bool shrinker_no_lock_stealing; | |
828 | ||
829 | /** | |
830 | * List of objects currently involved in rendering. | |
831 | * | |
832 | * Includes buffers having the contents of their GPU caches | |
833 | * flushed, not necessarily primitives. last_rendering_seqno | |
834 | * represents when the rendering involved will be completed. | |
835 | * | |
836 | * A reference is held on the buffer while on this list. | |
837 | */ | |
838 | struct list_head active_list; | |
839 | ||
840 | /** | |
841 | * LRU list of objects which are not in the ringbuffer and | |
842 | * are ready to unbind, but are still in the GTT. | |
843 | * | |
844 | * last_rendering_seqno is 0 while an object is in this list. | |
845 | * | |
846 | * A reference is not held on the buffer while on this list, | |
847 | * as merely being GTT-bound shouldn't prevent its being | |
848 | * freed, and we'll pull it off the list in the free path. | |
849 | */ | |
850 | struct list_head inactive_list; | |
851 | ||
852 | /** LRU list of objects with fence regs on them. */ | |
853 | struct list_head fence_list; | |
854 | ||
855 | /** | |
856 | * We leave the user IRQ off as much as possible, | |
857 | * but this means that requests will finish and never | |
858 | * be retired once the system goes idle. Set a timer to | |
859 | * fire periodically while the ring is running. When it | |
860 | * fires, go retire requests. | |
861 | */ | |
862 | struct delayed_work retire_work; | |
863 | ||
864 | /** | |
865 | * Are we in a non-interruptible section of code like | |
866 | * modesetting? | |
867 | */ | |
868 | bool interruptible; | |
869 | ||
870 | /** | |
871 | * Flag if the X Server, and thus DRM, is not currently in | |
872 | * control of the device. | |
873 | * | |
874 | * This is set between LeaveVT and EnterVT. It needs to be | |
875 | * replaced with a semaphore. It also needs to be | |
876 | * transitioned away from for kernel modesetting. | |
877 | */ | |
878 | int suspended; | |
879 | ||
4b5aed62 DV |
880 | /** Bit 6 swizzling required for X tiling */ |
881 | uint32_t bit_6_swizzle_x; | |
882 | /** Bit 6 swizzling required for Y tiling */ | |
883 | uint32_t bit_6_swizzle_y; | |
884 | ||
885 | /* storage for physical objects */ | |
886 | struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT]; | |
887 | ||
888 | /* accounting, useful for userland debugging */ | |
889 | size_t object_memory; | |
890 | u32 object_count; | |
891 | }; | |
892 | ||
edc3d884 MK |
893 | struct drm_i915_error_state_buf { |
894 | unsigned bytes; | |
895 | unsigned size; | |
896 | int err; | |
897 | u8 *buf; | |
898 | loff_t start; | |
899 | loff_t pos; | |
900 | }; | |
901 | ||
99584db3 DV |
902 | struct i915_gpu_error { |
903 | /* For hangcheck timer */ | |
904 | #define DRM_I915_HANGCHECK_PERIOD 1500 /* in ms */ | |
905 | #define DRM_I915_HANGCHECK_JIFFIES msecs_to_jiffies(DRM_I915_HANGCHECK_PERIOD) | |
906 | struct timer_list hangcheck_timer; | |
99584db3 DV |
907 | |
908 | /* For reset and error_state handling. */ | |
909 | spinlock_t lock; | |
910 | /* Protected by the above dev->gpu_error.lock. */ | |
911 | struct drm_i915_error_state *first_error; | |
912 | struct work_struct work; | |
99584db3 DV |
913 | |
914 | unsigned long last_reset; | |
915 | ||
1f83fee0 | 916 | /** |
f69061be | 917 | * State variable and reset counter controlling the reset flow |
1f83fee0 | 918 | * |
f69061be DV |
919 | * Upper bits are for the reset counter. This counter is used by the |
920 | * wait_seqno code to race-free noticed that a reset event happened and | |
921 | * that it needs to restart the entire ioctl (since most likely the | |
922 | * seqno it waited for won't ever signal anytime soon). | |
923 | * | |
924 | * This is important for lock-free wait paths, where no contended lock | |
925 | * naturally enforces the correct ordering between the bail-out of the | |
926 | * waiter and the gpu reset work code. | |
1f83fee0 DV |
927 | * |
928 | * Lowest bit controls the reset state machine: Set means a reset is in | |
929 | * progress. This state will (presuming we don't have any bugs) decay | |
930 | * into either unset (successful reset) or the special WEDGED value (hw | |
931 | * terminally sour). All waiters on the reset_queue will be woken when | |
932 | * that happens. | |
933 | */ | |
934 | atomic_t reset_counter; | |
935 | ||
936 | /** | |
937 | * Special values/flags for reset_counter | |
938 | * | |
939 | * Note that the code relies on | |
940 | * I915_WEDGED & I915_RESET_IN_PROGRESS_FLAG | |
941 | * being true. | |
942 | */ | |
943 | #define I915_RESET_IN_PROGRESS_FLAG 1 | |
944 | #define I915_WEDGED 0xffffffff | |
945 | ||
946 | /** | |
947 | * Waitqueue to signal when the reset has completed. Used by clients | |
948 | * that wait for dev_priv->mm.wedged to settle. | |
949 | */ | |
950 | wait_queue_head_t reset_queue; | |
33196ded | 951 | |
99584db3 DV |
952 | /* For gpu hang simulation. */ |
953 | unsigned int stop_rings; | |
954 | }; | |
955 | ||
b8efb17b ZR |
956 | enum modeset_restore { |
957 | MODESET_ON_LID_OPEN, | |
958 | MODESET_DONE, | |
959 | MODESET_SUSPENDED, | |
960 | }; | |
961 | ||
41aa3448 RV |
962 | struct intel_vbt_data { |
963 | struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */ | |
964 | struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */ | |
965 | ||
966 | /* Feature bits */ | |
967 | unsigned int int_tv_support:1; | |
968 | unsigned int lvds_dither:1; | |
969 | unsigned int lvds_vbt:1; | |
970 | unsigned int int_crt_support:1; | |
971 | unsigned int lvds_use_ssc:1; | |
972 | unsigned int display_clock_mode:1; | |
973 | unsigned int fdi_rx_polarity_inverted:1; | |
974 | int lvds_ssc_freq; | |
975 | unsigned int bios_lvds_val; /* initial [PCH_]LVDS reg val in VBIOS */ | |
976 | ||
977 | /* eDP */ | |
978 | int edp_rate; | |
979 | int edp_lanes; | |
980 | int edp_preemphasis; | |
981 | int edp_vswing; | |
982 | bool edp_initialized; | |
983 | bool edp_support; | |
984 | int edp_bpp; | |
985 | struct edp_power_seq edp_pps; | |
986 | ||
987 | int crt_ddc_pin; | |
988 | ||
989 | int child_dev_num; | |
990 | struct child_device_config *child_dev; | |
991 | }; | |
992 | ||
f4c956ad DV |
993 | typedef struct drm_i915_private { |
994 | struct drm_device *dev; | |
42dcedd4 | 995 | struct kmem_cache *slab; |
f4c956ad DV |
996 | |
997 | const struct intel_device_info *info; | |
998 | ||
999 | int relative_constants_mode; | |
1000 | ||
1001 | void __iomem *regs; | |
1002 | ||
1003 | struct drm_i915_gt_funcs gt; | |
1004 | /** gt_fifo_count and the subsequent register write are synchronized | |
1005 | * with dev->struct_mutex. */ | |
1006 | unsigned gt_fifo_count; | |
1007 | /** forcewake_count is protected by gt_lock */ | |
1008 | unsigned forcewake_count; | |
1009 | /** gt_lock is also taken in irq contexts. */ | |
99057c81 | 1010 | spinlock_t gt_lock; |
f4c956ad DV |
1011 | |
1012 | struct intel_gmbus gmbus[GMBUS_NUM_PORTS]; | |
1013 | ||
28c70f16 | 1014 | |
f4c956ad DV |
1015 | /** gmbus_mutex protects against concurrent usage of the single hw gmbus |
1016 | * controller on different i2c buses. */ | |
1017 | struct mutex gmbus_mutex; | |
1018 | ||
1019 | /** | |
1020 | * Base address of the gmbus and gpio block. | |
1021 | */ | |
1022 | uint32_t gpio_mmio_base; | |
1023 | ||
28c70f16 DV |
1024 | wait_queue_head_t gmbus_wait_queue; |
1025 | ||
f4c956ad DV |
1026 | struct pci_dev *bridge_dev; |
1027 | struct intel_ring_buffer ring[I915_NUM_RINGS]; | |
f72b3435 | 1028 | uint32_t last_seqno, next_seqno; |
f4c956ad DV |
1029 | |
1030 | drm_dma_handle_t *status_page_dmah; | |
f4c956ad DV |
1031 | struct resource mch_res; |
1032 | ||
1033 | atomic_t irq_received; | |
1034 | ||
1035 | /* protects the irq masks */ | |
1036 | spinlock_t irq_lock; | |
1037 | ||
9ee32fea DV |
1038 | /* To control wakeup latency, e.g. for irq-driven dp aux transfers. */ |
1039 | struct pm_qos_request pm_qos; | |
1040 | ||
f4c956ad | 1041 | /* DPIO indirect register protection */ |
09153000 | 1042 | struct mutex dpio_lock; |
f4c956ad DV |
1043 | |
1044 | /** Cached value of IMR to avoid reads in updating the bitfield */ | |
f4c956ad DV |
1045 | u32 irq_mask; |
1046 | u32 gt_irq_mask; | |
f4c956ad | 1047 | |
f4c956ad | 1048 | struct work_struct hotplug_work; |
52d7eced | 1049 | bool enable_hotplug_processing; |
b543fb04 EE |
1050 | struct { |
1051 | unsigned long hpd_last_jiffies; | |
1052 | int hpd_cnt; | |
1053 | enum { | |
1054 | HPD_ENABLED = 0, | |
1055 | HPD_DISABLED = 1, | |
1056 | HPD_MARK_DISABLED = 2 | |
1057 | } hpd_mark; | |
1058 | } hpd_stats[HPD_NUM_PINS]; | |
142e2398 | 1059 | u32 hpd_event_bits; |
ac4c16c5 | 1060 | struct timer_list hotplug_reenable_timer; |
f4c956ad | 1061 | |
7f1f3851 | 1062 | int num_plane; |
f4c956ad | 1063 | |
f4c956ad DV |
1064 | unsigned long cfb_size; |
1065 | unsigned int cfb_fb; | |
1066 | enum plane cfb_plane; | |
1067 | int cfb_y; | |
1068 | struct intel_fbc_work *fbc_work; | |
1069 | ||
1070 | struct intel_opregion opregion; | |
41aa3448 | 1071 | struct intel_vbt_data vbt; |
f4c956ad DV |
1072 | |
1073 | /* overlay */ | |
1074 | struct intel_overlay *overlay; | |
2c6602df | 1075 | unsigned int sprite_scaling_enabled; |
f4c956ad | 1076 | |
31ad8ec6 JN |
1077 | /* backlight */ |
1078 | struct { | |
1079 | int level; | |
1080 | bool enabled; | |
8ba2d185 | 1081 | spinlock_t lock; /* bl registers and the above bl fields */ |
31ad8ec6 JN |
1082 | struct backlight_device *device; |
1083 | } backlight; | |
1084 | ||
f4c956ad | 1085 | /* LVDS info */ |
f4c956ad DV |
1086 | struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */ |
1087 | struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */ | |
f4c956ad DV |
1088 | bool no_aux_handshake; |
1089 | ||
f4c956ad DV |
1090 | struct drm_i915_fence_reg fence_regs[I915_MAX_NUM_FENCES]; /* assume 965 */ |
1091 | int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */ | |
1092 | int num_fence_regs; /* 8 on pre-965, 16 otherwise */ | |
1093 | ||
1094 | unsigned int fsb_freq, mem_freq, is_ddr3; | |
1095 | ||
f4c956ad DV |
1096 | struct workqueue_struct *wq; |
1097 | ||
1098 | /* Display functions */ | |
1099 | struct drm_i915_display_funcs display; | |
1100 | ||
1101 | /* PCH chipset type */ | |
1102 | enum intel_pch pch_type; | |
17a303ec | 1103 | unsigned short pch_id; |
f4c956ad DV |
1104 | |
1105 | unsigned long quirks; | |
1106 | ||
b8efb17b ZR |
1107 | enum modeset_restore modeset_restore; |
1108 | struct mutex modeset_restore_lock; | |
673a394b | 1109 | |
5d4545ae BW |
1110 | struct i915_gtt gtt; |
1111 | ||
4b5aed62 | 1112 | struct i915_gem_mm mm; |
8781342d | 1113 | |
8781342d DV |
1114 | /* Kernel Modesetting */ |
1115 | ||
9b9d172d | 1116 | struct sdvo_device_mapping sdvo_mappings[2]; |
652c393a | 1117 | |
27f8227b JB |
1118 | struct drm_crtc *plane_to_crtc_mapping[3]; |
1119 | struct drm_crtc *pipe_to_crtc_mapping[3]; | |
6b95a207 KH |
1120 | wait_queue_head_t pending_flip_queue; |
1121 | ||
e72f9fbf DV |
1122 | int num_shared_dpll; |
1123 | struct intel_shared_dpll shared_dplls[I915_NUM_PLLS]; | |
6441ab5f | 1124 | struct intel_ddi_plls ddi_plls; |
ee7b9f93 | 1125 | |
652c393a JB |
1126 | /* Reclocking support */ |
1127 | bool render_reclock_avail; | |
1128 | bool lvds_downclock_avail; | |
18f9ed12 ZY |
1129 | /* indicates the reduced downclock for LVDS*/ |
1130 | int lvds_downclock; | |
652c393a | 1131 | u16 orig_clock; |
f97108d1 | 1132 | |
c4804411 | 1133 | bool mchbar_need_disable; |
f97108d1 | 1134 | |
a4da4fa4 DV |
1135 | struct intel_l3_parity l3_parity; |
1136 | ||
c6a828d3 | 1137 | /* gen6+ rps state */ |
c85aa885 | 1138 | struct intel_gen6_power_mgmt rps; |
c6a828d3 | 1139 | |
20e4d407 DV |
1140 | /* ilk-only ips/rps state. Everything in here is protected by the global |
1141 | * mchdev_lock in intel_pm.c */ | |
c85aa885 | 1142 | struct intel_ilk_power_mgmt ips; |
b5e50c3f | 1143 | |
a38911a3 WX |
1144 | /* Haswell power well */ |
1145 | struct i915_power_well power_well; | |
1146 | ||
b5e50c3f | 1147 | enum no_fbc_reason no_fbc_reason; |
38651674 | 1148 | |
20bf377e JB |
1149 | struct drm_mm_node *compressed_fb; |
1150 | struct drm_mm_node *compressed_llb; | |
34dc4d44 | 1151 | |
99584db3 | 1152 | struct i915_gpu_error gpu_error; |
ae681d96 | 1153 | |
c9cddffc JB |
1154 | struct drm_i915_gem_object *vlv_pctx; |
1155 | ||
8be48d92 DA |
1156 | /* list of fbdev register on this device */ |
1157 | struct intel_fbdev *fbdev; | |
e953fd7b | 1158 | |
073f34d9 JB |
1159 | /* |
1160 | * The console may be contended at resume, but we don't | |
1161 | * want it to block on it. | |
1162 | */ | |
1163 | struct work_struct console_resume_work; | |
1164 | ||
e953fd7b | 1165 | struct drm_property *broadcast_rgb_property; |
3f43c48d | 1166 | struct drm_property *force_audio_property; |
e3689190 | 1167 | |
254f965c BW |
1168 | bool hw_contexts_disabled; |
1169 | uint32_t hw_context_size; | |
f4c956ad | 1170 | |
3e68320e | 1171 | u32 fdi_rx_config; |
68d18ad7 | 1172 | |
f4c956ad | 1173 | struct i915_suspend_saved_registers regfile; |
231f42a4 DV |
1174 | |
1175 | /* Old dri1 support infrastructure, beware the dragons ya fools entering | |
1176 | * here! */ | |
1177 | struct i915_dri1_state dri1; | |
1da177e4 LT |
1178 | } drm_i915_private_t; |
1179 | ||
b4519513 CW |
1180 | /* Iterate over initialised rings */ |
1181 | #define for_each_ring(ring__, dev_priv__, i__) \ | |
1182 | for ((i__) = 0; (i__) < I915_NUM_RINGS; (i__)++) \ | |
1183 | if (((ring__) = &(dev_priv__)->ring[(i__)]), intel_ring_initialized((ring__))) | |
1184 | ||
b1d7e4b4 WF |
1185 | enum hdmi_force_audio { |
1186 | HDMI_AUDIO_OFF_DVI = -2, /* no aux data for HDMI-DVI converter */ | |
1187 | HDMI_AUDIO_OFF, /* force turn off HDMI audio */ | |
1188 | HDMI_AUDIO_AUTO, /* trust EDID */ | |
1189 | HDMI_AUDIO_ON, /* force turn on HDMI audio */ | |
1190 | }; | |
1191 | ||
ed2f3452 CW |
1192 | #define I915_GTT_RESERVED ((struct drm_mm_node *)0x1) |
1193 | ||
37e680a1 CW |
1194 | struct drm_i915_gem_object_ops { |
1195 | /* Interface between the GEM object and its backing storage. | |
1196 | * get_pages() is called once prior to the use of the associated set | |
1197 | * of pages before to binding them into the GTT, and put_pages() is | |
1198 | * called after we no longer need them. As we expect there to be | |
1199 | * associated cost with migrating pages between the backing storage | |
1200 | * and making them available for the GPU (e.g. clflush), we may hold | |
1201 | * onto the pages after they are no longer referenced by the GPU | |
1202 | * in case they may be used again shortly (for example migrating the | |
1203 | * pages to a different memory domain within the GTT). put_pages() | |
1204 | * will therefore most likely be called when the object itself is | |
1205 | * being released or under memory pressure (where we attempt to | |
1206 | * reap pages for the shrinker). | |
1207 | */ | |
1208 | int (*get_pages)(struct drm_i915_gem_object *); | |
1209 | void (*put_pages)(struct drm_i915_gem_object *); | |
1210 | }; | |
1211 | ||
673a394b | 1212 | struct drm_i915_gem_object { |
c397b908 | 1213 | struct drm_gem_object base; |
673a394b | 1214 | |
37e680a1 CW |
1215 | const struct drm_i915_gem_object_ops *ops; |
1216 | ||
673a394b EA |
1217 | /** Current space allocated to this object in the GTT, if any. */ |
1218 | struct drm_mm_node *gtt_space; | |
c1ad11fc CW |
1219 | /** Stolen memory for this object, instead of being backed by shmem. */ |
1220 | struct drm_mm_node *stolen; | |
35c20a60 | 1221 | struct list_head global_list; |
673a394b | 1222 | |
65ce3027 | 1223 | /** This object's place on the active/inactive lists */ |
69dc4987 CW |
1224 | struct list_head ring_list; |
1225 | struct list_head mm_list; | |
432e58ed CW |
1226 | /** This object's place in the batchbuffer or on the eviction list */ |
1227 | struct list_head exec_list; | |
673a394b EA |
1228 | |
1229 | /** | |
65ce3027 CW |
1230 | * This is set if the object is on the active lists (has pending |
1231 | * rendering and so a non-zero seqno), and is not set if it i s on | |
1232 | * inactive (ready to be unbound) list. | |
673a394b | 1233 | */ |
0206e353 | 1234 | unsigned int active:1; |
673a394b EA |
1235 | |
1236 | /** | |
1237 | * This is set if the object has been written to since last bound | |
1238 | * to the GTT | |
1239 | */ | |
0206e353 | 1240 | unsigned int dirty:1; |
778c3544 DV |
1241 | |
1242 | /** | |
1243 | * Fence register bits (if any) for this object. Will be set | |
1244 | * as needed when mapped into the GTT. | |
1245 | * Protected by dev->struct_mutex. | |
778c3544 | 1246 | */ |
4b9de737 | 1247 | signed int fence_reg:I915_MAX_NUM_FENCE_BITS; |
778c3544 | 1248 | |
778c3544 DV |
1249 | /** |
1250 | * Advice: are the backing pages purgeable? | |
1251 | */ | |
0206e353 | 1252 | unsigned int madv:2; |
778c3544 | 1253 | |
778c3544 DV |
1254 | /** |
1255 | * Current tiling mode for the object. | |
1256 | */ | |
0206e353 | 1257 | unsigned int tiling_mode:2; |
5d82e3e6 CW |
1258 | /** |
1259 | * Whether the tiling parameters for the currently associated fence | |
1260 | * register have changed. Note that for the purposes of tracking | |
1261 | * tiling changes we also treat the unfenced register, the register | |
1262 | * slot that the object occupies whilst it executes a fenced | |
1263 | * command (such as BLT on gen2/3), as a "fence". | |
1264 | */ | |
1265 | unsigned int fence_dirty:1; | |
778c3544 DV |
1266 | |
1267 | /** How many users have pinned this object in GTT space. The following | |
1268 | * users can each hold at most one reference: pwrite/pread, pin_ioctl | |
1269 | * (via user_pin_count), execbuffer (objects are not allowed multiple | |
1270 | * times for the same batchbuffer), and the framebuffer code. When | |
1271 | * switching/pageflipping, the framebuffer code has at most two buffers | |
1272 | * pinned per crtc. | |
1273 | * | |
1274 | * In the worst case this is 1 + 1 + 1 + 2*2 = 7. That would fit into 3 | |
1275 | * bits with absolutely no headroom. So use 4 bits. */ | |
0206e353 | 1276 | unsigned int pin_count:4; |
778c3544 | 1277 | #define DRM_I915_GEM_OBJECT_MAX_PIN_COUNT 0xf |
673a394b | 1278 | |
75e9e915 DV |
1279 | /** |
1280 | * Is the object at the current location in the gtt mappable and | |
1281 | * fenceable? Used to avoid costly recalculations. | |
1282 | */ | |
0206e353 | 1283 | unsigned int map_and_fenceable:1; |
75e9e915 | 1284 | |
fb7d516a DV |
1285 | /** |
1286 | * Whether the current gtt mapping needs to be mappable (and isn't just | |
1287 | * mappable by accident). Track pin and fault separate for a more | |
1288 | * accurate mappable working set. | |
1289 | */ | |
0206e353 AJ |
1290 | unsigned int fault_mappable:1; |
1291 | unsigned int pin_mappable:1; | |
fb7d516a | 1292 | |
caea7476 CW |
1293 | /* |
1294 | * Is the GPU currently using a fence to access this buffer, | |
1295 | */ | |
1296 | unsigned int pending_fenced_gpu_access:1; | |
1297 | unsigned int fenced_gpu_access:1; | |
1298 | ||
93dfb40c CW |
1299 | unsigned int cache_level:2; |
1300 | ||
7bddb01f | 1301 | unsigned int has_aliasing_ppgtt_mapping:1; |
74898d7e | 1302 | unsigned int has_global_gtt_mapping:1; |
9da3da66 | 1303 | unsigned int has_dma_mapping:1; |
7bddb01f | 1304 | |
9da3da66 | 1305 | struct sg_table *pages; |
a5570178 | 1306 | int pages_pin_count; |
673a394b | 1307 | |
1286ff73 | 1308 | /* prime dma-buf support */ |
9a70cc2a DA |
1309 | void *dma_buf_vmapping; |
1310 | int vmapping_count; | |
1311 | ||
67731b87 CW |
1312 | /** |
1313 | * Used for performing relocations during execbuffer insertion. | |
1314 | */ | |
1315 | struct hlist_node exec_node; | |
1316 | unsigned long exec_handle; | |
6fe4f140 | 1317 | struct drm_i915_gem_exec_object2 *exec_entry; |
67731b87 | 1318 | |
673a394b EA |
1319 | /** |
1320 | * Current offset of the object in GTT space. | |
1321 | * | |
1322 | * This is the same as gtt_space->start | |
1323 | */ | |
1324 | uint32_t gtt_offset; | |
e67b8ce1 | 1325 | |
caea7476 CW |
1326 | struct intel_ring_buffer *ring; |
1327 | ||
1c293ea3 | 1328 | /** Breadcrumb of last rendering to the buffer. */ |
0201f1ec CW |
1329 | uint32_t last_read_seqno; |
1330 | uint32_t last_write_seqno; | |
caea7476 CW |
1331 | /** Breadcrumb of last fenced GPU access to the buffer. */ |
1332 | uint32_t last_fenced_seqno; | |
673a394b | 1333 | |
778c3544 | 1334 | /** Current tiling stride for the object, if it's tiled. */ |
de151cf6 | 1335 | uint32_t stride; |
673a394b | 1336 | |
280b713b | 1337 | /** Record of address bit 17 of each page at last unbind. */ |
d312ec25 | 1338 | unsigned long *bit_17; |
280b713b | 1339 | |
79e53945 JB |
1340 | /** User space pin count and filp owning the pin */ |
1341 | uint32_t user_pin_count; | |
1342 | struct drm_file *pin_filp; | |
71acb5eb DA |
1343 | |
1344 | /** for phy allocated objects */ | |
1345 | struct drm_i915_gem_phys_object *phys_obj; | |
673a394b | 1346 | }; |
b45305fc | 1347 | #define to_gem_object(obj) (&((struct drm_i915_gem_object *)(obj))->base) |
673a394b | 1348 | |
62b8b215 | 1349 | #define to_intel_bo(x) container_of(x, struct drm_i915_gem_object, base) |
23010e43 | 1350 | |
673a394b EA |
1351 | /** |
1352 | * Request queue structure. | |
1353 | * | |
1354 | * The request queue allows us to note sequence numbers that have been emitted | |
1355 | * and may be associated with active buffers to be retired. | |
1356 | * | |
1357 | * By keeping this list, we can avoid having to do questionable | |
1358 | * sequence-number comparisons on buffer last_rendering_seqnos, and associate | |
1359 | * an emission time with seqnos for tracking how far ahead of the GPU we are. | |
1360 | */ | |
1361 | struct drm_i915_gem_request { | |
852835f3 ZN |
1362 | /** On Which ring this request was generated */ |
1363 | struct intel_ring_buffer *ring; | |
1364 | ||
673a394b EA |
1365 | /** GEM sequence number associated with this request. */ |
1366 | uint32_t seqno; | |
1367 | ||
7d736f4f MK |
1368 | /** Position in the ringbuffer of the start of the request */ |
1369 | u32 head; | |
1370 | ||
1371 | /** Position in the ringbuffer of the end of the request */ | |
a71d8d94 CW |
1372 | u32 tail; |
1373 | ||
0e50e96b MK |
1374 | /** Context related to this request */ |
1375 | struct i915_hw_context *ctx; | |
1376 | ||
7d736f4f MK |
1377 | /** Batch buffer related to this request if any */ |
1378 | struct drm_i915_gem_object *batch_obj; | |
1379 | ||
673a394b EA |
1380 | /** Time at which this request was emitted, in jiffies. */ |
1381 | unsigned long emitted_jiffies; | |
1382 | ||
b962442e | 1383 | /** global list entry for this request */ |
673a394b | 1384 | struct list_head list; |
b962442e | 1385 | |
f787a5f5 | 1386 | struct drm_i915_file_private *file_priv; |
b962442e EA |
1387 | /** file_priv list entry for this request */ |
1388 | struct list_head client_list; | |
673a394b EA |
1389 | }; |
1390 | ||
1391 | struct drm_i915_file_private { | |
1392 | struct { | |
99057c81 | 1393 | spinlock_t lock; |
b962442e | 1394 | struct list_head request_list; |
673a394b | 1395 | } mm; |
40521054 | 1396 | struct idr context_idr; |
e59ec13d MK |
1397 | |
1398 | struct i915_ctx_hang_stats hang_stats; | |
673a394b EA |
1399 | }; |
1400 | ||
cae5852d ZN |
1401 | #define INTEL_INFO(dev) (((struct drm_i915_private *) (dev)->dev_private)->info) |
1402 | ||
1403 | #define IS_I830(dev) ((dev)->pci_device == 0x3577) | |
1404 | #define IS_845G(dev) ((dev)->pci_device == 0x2562) | |
1405 | #define IS_I85X(dev) (INTEL_INFO(dev)->is_i85x) | |
1406 | #define IS_I865G(dev) ((dev)->pci_device == 0x2572) | |
1407 | #define IS_I915G(dev) (INTEL_INFO(dev)->is_i915g) | |
1408 | #define IS_I915GM(dev) ((dev)->pci_device == 0x2592) | |
1409 | #define IS_I945G(dev) ((dev)->pci_device == 0x2772) | |
1410 | #define IS_I945GM(dev) (INTEL_INFO(dev)->is_i945gm) | |
1411 | #define IS_BROADWATER(dev) (INTEL_INFO(dev)->is_broadwater) | |
1412 | #define IS_CRESTLINE(dev) (INTEL_INFO(dev)->is_crestline) | |
1413 | #define IS_GM45(dev) ((dev)->pci_device == 0x2A42) | |
1414 | #define IS_G4X(dev) (INTEL_INFO(dev)->is_g4x) | |
1415 | #define IS_PINEVIEW_G(dev) ((dev)->pci_device == 0xa001) | |
1416 | #define IS_PINEVIEW_M(dev) ((dev)->pci_device == 0xa011) | |
1417 | #define IS_PINEVIEW(dev) (INTEL_INFO(dev)->is_pineview) | |
1418 | #define IS_G33(dev) (INTEL_INFO(dev)->is_g33) | |
1419 | #define IS_IRONLAKE_D(dev) ((dev)->pci_device == 0x0042) | |
1420 | #define IS_IRONLAKE_M(dev) ((dev)->pci_device == 0x0046) | |
4b65177b | 1421 | #define IS_IVYBRIDGE(dev) (INTEL_INFO(dev)->is_ivybridge) |
8ab43976 JB |
1422 | #define IS_IVB_GT1(dev) ((dev)->pci_device == 0x0156 || \ |
1423 | (dev)->pci_device == 0x0152 || \ | |
1424 | (dev)->pci_device == 0x015a) | |
6547fbdb DV |
1425 | #define IS_SNB_GT1(dev) ((dev)->pci_device == 0x0102 || \ |
1426 | (dev)->pci_device == 0x0106 || \ | |
1427 | (dev)->pci_device == 0x010A) | |
70a3eb7a | 1428 | #define IS_VALLEYVIEW(dev) (INTEL_INFO(dev)->is_valleyview) |
4cae9ae0 | 1429 | #define IS_HASWELL(dev) (INTEL_INFO(dev)->is_haswell) |
cae5852d | 1430 | #define IS_MOBILE(dev) (INTEL_INFO(dev)->is_mobile) |
d567b07f PZ |
1431 | #define IS_ULT(dev) (IS_HASWELL(dev) && \ |
1432 | ((dev)->pci_device & 0xFF00) == 0x0A00) | |
cae5852d | 1433 | |
85436696 JB |
1434 | /* |
1435 | * The genX designation typically refers to the render engine, so render | |
1436 | * capability related checks should use IS_GEN, while display and other checks | |
1437 | * have their own (e.g. HAS_PCH_SPLIT for ILK+ display, IS_foo for particular | |
1438 | * chips, etc.). | |
1439 | */ | |
cae5852d ZN |
1440 | #define IS_GEN2(dev) (INTEL_INFO(dev)->gen == 2) |
1441 | #define IS_GEN3(dev) (INTEL_INFO(dev)->gen == 3) | |
1442 | #define IS_GEN4(dev) (INTEL_INFO(dev)->gen == 4) | |
1443 | #define IS_GEN5(dev) (INTEL_INFO(dev)->gen == 5) | |
1444 | #define IS_GEN6(dev) (INTEL_INFO(dev)->gen == 6) | |
85436696 | 1445 | #define IS_GEN7(dev) (INTEL_INFO(dev)->gen == 7) |
cae5852d ZN |
1446 | |
1447 | #define HAS_BSD(dev) (INTEL_INFO(dev)->has_bsd_ring) | |
1448 | #define HAS_BLT(dev) (INTEL_INFO(dev)->has_blt_ring) | |
f72a1183 | 1449 | #define HAS_VEBOX(dev) (INTEL_INFO(dev)->has_vebox_ring) |
3d29b842 | 1450 | #define HAS_LLC(dev) (INTEL_INFO(dev)->has_llc) |
cae5852d ZN |
1451 | #define I915_NEED_GFX_HWS(dev) (INTEL_INFO(dev)->need_gfx_hws) |
1452 | ||
254f965c | 1453 | #define HAS_HW_CONTEXTS(dev) (INTEL_INFO(dev)->gen >= 6) |
93553609 | 1454 | #define HAS_ALIASING_PPGTT(dev) (INTEL_INFO(dev)->gen >=6 && !IS_VALLEYVIEW(dev)) |
1d2a314c | 1455 | |
05394f39 | 1456 | #define HAS_OVERLAY(dev) (INTEL_INFO(dev)->has_overlay) |
cae5852d ZN |
1457 | #define OVERLAY_NEEDS_PHYSICAL(dev) (INTEL_INFO(dev)->overlay_needs_physical) |
1458 | ||
b45305fc DV |
1459 | /* Early gen2 have a totally busted CS tlb and require pinned batches. */ |
1460 | #define HAS_BROKEN_CS_TLB(dev) (IS_I830(dev) || IS_845G(dev)) | |
1461 | ||
cae5852d ZN |
1462 | /* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte |
1463 | * rows, which changed the alignment requirements and fence programming. | |
1464 | */ | |
1465 | #define HAS_128_BYTE_Y_TILING(dev) (!IS_GEN2(dev) && !(IS_I915G(dev) || \ | |
1466 | IS_I915GM(dev))) | |
1467 | #define SUPPORTS_DIGITAL_OUTPUTS(dev) (!IS_GEN2(dev) && !IS_PINEVIEW(dev)) | |
1468 | #define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_GEN5(dev)) | |
1469 | #define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_GEN5(dev)) | |
1470 | #define SUPPORTS_EDP(dev) (IS_IRONLAKE_M(dev)) | |
1471 | #define SUPPORTS_TV(dev) (INTEL_INFO(dev)->supports_tv) | |
1472 | #define I915_HAS_HOTPLUG(dev) (INTEL_INFO(dev)->has_hotplug) | |
1473 | /* dsparb controlled by hw only */ | |
1474 | #define DSPARB_HWCONTROL(dev) (IS_G4X(dev) || IS_IRONLAKE(dev)) | |
1475 | ||
1476 | #define HAS_FW_BLC(dev) (INTEL_INFO(dev)->gen > 2) | |
1477 | #define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr) | |
1478 | #define I915_HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc) | |
cae5852d | 1479 | |
f5adf94e DL |
1480 | #define HAS_IPS(dev) (IS_ULT(dev)) |
1481 | ||
eceae481 | 1482 | #define HAS_PIPE_CONTROL(dev) (INTEL_INFO(dev)->gen >= 5) |
cae5852d | 1483 | |
dd93be58 | 1484 | #define HAS_DDI(dev) (INTEL_INFO(dev)->has_ddi) |
86d52df6 | 1485 | #define HAS_POWER_WELL(dev) (IS_HASWELL(dev)) |
30568c45 | 1486 | #define HAS_FPGA_DBG_UNCLAIMED(dev) (INTEL_INFO(dev)->has_fpga_dbg) |
affa9354 | 1487 | |
17a303ec PZ |
1488 | #define INTEL_PCH_DEVICE_ID_MASK 0xff00 |
1489 | #define INTEL_PCH_IBX_DEVICE_ID_TYPE 0x3b00 | |
1490 | #define INTEL_PCH_CPT_DEVICE_ID_TYPE 0x1c00 | |
1491 | #define INTEL_PCH_PPT_DEVICE_ID_TYPE 0x1e00 | |
1492 | #define INTEL_PCH_LPT_DEVICE_ID_TYPE 0x8c00 | |
1493 | #define INTEL_PCH_LPT_LP_DEVICE_ID_TYPE 0x9c00 | |
1494 | ||
cae5852d | 1495 | #define INTEL_PCH_TYPE(dev) (((struct drm_i915_private *)(dev)->dev_private)->pch_type) |
eb877ebf | 1496 | #define HAS_PCH_LPT(dev) (INTEL_PCH_TYPE(dev) == PCH_LPT) |
cae5852d ZN |
1497 | #define HAS_PCH_CPT(dev) (INTEL_PCH_TYPE(dev) == PCH_CPT) |
1498 | #define HAS_PCH_IBX(dev) (INTEL_PCH_TYPE(dev) == PCH_IBX) | |
40c7ead9 | 1499 | #define HAS_PCH_NOP(dev) (INTEL_PCH_TYPE(dev) == PCH_NOP) |
45e6e3a1 | 1500 | #define HAS_PCH_SPLIT(dev) (INTEL_PCH_TYPE(dev) != PCH_NONE) |
cae5852d | 1501 | |
b7884eb4 DV |
1502 | #define HAS_FORCE_WAKE(dev) (INTEL_INFO(dev)->has_force_wake) |
1503 | ||
f27b9265 | 1504 | #define HAS_L3_GPU_CACHE(dev) (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) |
e1ef7cc2 | 1505 | |
c8735b0c BW |
1506 | #define GT_FREQUENCY_MULTIPLIER 50 |
1507 | ||
05394f39 CW |
1508 | #include "i915_trace.h" |
1509 | ||
83b7f9ac ED |
1510 | /** |
1511 | * RC6 is a special power stage which allows the GPU to enter an very | |
1512 | * low-voltage mode when idle, using down to 0V while at this stage. This | |
1513 | * stage is entered automatically when the GPU is idle when RC6 support is | |
1514 | * enabled, and as soon as new workload arises GPU wakes up automatically as well. | |
1515 | * | |
1516 | * There are different RC6 modes available in Intel GPU, which differentiate | |
1517 | * among each other with the latency required to enter and leave RC6 and | |
1518 | * voltage consumed by the GPU in different states. | |
1519 | * | |
1520 | * The combination of the following flags define which states GPU is allowed | |
1521 | * to enter, while RC6 is the normal RC6 state, RC6p is the deep RC6, and | |
1522 | * RC6pp is deepest RC6. Their support by hardware varies according to the | |
1523 | * GPU, BIOS, chipset and platform. RC6 is usually the safest one and the one | |
1524 | * which brings the most power savings; deeper states save more power, but | |
1525 | * require higher latency to switch to and wake up. | |
1526 | */ | |
1527 | #define INTEL_RC6_ENABLE (1<<0) | |
1528 | #define INTEL_RC6p_ENABLE (1<<1) | |
1529 | #define INTEL_RC6pp_ENABLE (1<<2) | |
1530 | ||
c153f45f | 1531 | extern struct drm_ioctl_desc i915_ioctls[]; |
b3a83639 | 1532 | extern int i915_max_ioctl; |
a35d9d3c BW |
1533 | extern unsigned int i915_fbpercrtc __always_unused; |
1534 | extern int i915_panel_ignore_lid __read_mostly; | |
1535 | extern unsigned int i915_powersave __read_mostly; | |
f45b5557 | 1536 | extern int i915_semaphores __read_mostly; |
a35d9d3c | 1537 | extern unsigned int i915_lvds_downclock __read_mostly; |
121d527a | 1538 | extern int i915_lvds_channel_mode __read_mostly; |
4415e63b | 1539 | extern int i915_panel_use_ssc __read_mostly; |
a35d9d3c | 1540 | extern int i915_vbt_sdvo_panel_type __read_mostly; |
c0f372b3 | 1541 | extern int i915_enable_rc6 __read_mostly; |
4415e63b | 1542 | extern int i915_enable_fbc __read_mostly; |
a35d9d3c | 1543 | extern bool i915_enable_hangcheck __read_mostly; |
650dc07e | 1544 | extern int i915_enable_ppgtt __read_mostly; |
0a3af268 | 1545 | extern unsigned int i915_preliminary_hw_support __read_mostly; |
2124b72e | 1546 | extern int i915_disable_power_well __read_mostly; |
3c4ca58c | 1547 | extern int i915_enable_ips __read_mostly; |
b3a83639 | 1548 | |
6a9ee8af DA |
1549 | extern int i915_suspend(struct drm_device *dev, pm_message_t state); |
1550 | extern int i915_resume(struct drm_device *dev); | |
7c1c2871 DA |
1551 | extern int i915_master_create(struct drm_device *dev, struct drm_master *master); |
1552 | extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master); | |
1553 | ||
1da177e4 | 1554 | /* i915_dma.c */ |
d05c617e | 1555 | void i915_update_dri1_breadcrumb(struct drm_device *dev); |
84b1fd10 | 1556 | extern void i915_kernel_lost_context(struct drm_device * dev); |
22eae947 | 1557 | extern int i915_driver_load(struct drm_device *, unsigned long flags); |
ba8bbcf6 | 1558 | extern int i915_driver_unload(struct drm_device *); |
673a394b | 1559 | extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv); |
84b1fd10 | 1560 | extern void i915_driver_lastclose(struct drm_device * dev); |
6c340eac EA |
1561 | extern void i915_driver_preclose(struct drm_device *dev, |
1562 | struct drm_file *file_priv); | |
673a394b EA |
1563 | extern void i915_driver_postclose(struct drm_device *dev, |
1564 | struct drm_file *file_priv); | |
84b1fd10 | 1565 | extern int i915_driver_device_is_agp(struct drm_device * dev); |
c43b5634 | 1566 | #ifdef CONFIG_COMPAT |
0d6aa60b DA |
1567 | extern long i915_compat_ioctl(struct file *filp, unsigned int cmd, |
1568 | unsigned long arg); | |
c43b5634 | 1569 | #endif |
673a394b | 1570 | extern int i915_emit_box(struct drm_device *dev, |
c4e7a414 CW |
1571 | struct drm_clip_rect *box, |
1572 | int DR1, int DR4); | |
8e96d9c4 | 1573 | extern int intel_gpu_reset(struct drm_device *dev); |
d4b8bb2a | 1574 | extern int i915_reset(struct drm_device *dev); |
7648fa99 JB |
1575 | extern unsigned long i915_chipset_val(struct drm_i915_private *dev_priv); |
1576 | extern unsigned long i915_mch_val(struct drm_i915_private *dev_priv); | |
1577 | extern unsigned long i915_gfx_val(struct drm_i915_private *dev_priv); | |
1578 | extern void i915_update_gfx_val(struct drm_i915_private *dev_priv); | |
1579 | ||
073f34d9 | 1580 | extern void intel_console_resume(struct work_struct *work); |
af6061af | 1581 | |
1da177e4 | 1582 | /* i915_irq.c */ |
f65d9421 | 1583 | void i915_hangcheck_elapsed(unsigned long data); |
527f9e90 | 1584 | void i915_handle_error(struct drm_device *dev, bool wedged); |
1da177e4 | 1585 | |
f71d4af4 | 1586 | extern void intel_irq_init(struct drm_device *dev); |
20afbda2 | 1587 | extern void intel_hpd_init(struct drm_device *dev); |
990bbdad | 1588 | extern void intel_gt_init(struct drm_device *dev); |
16995a9f | 1589 | extern void intel_gt_reset(struct drm_device *dev); |
b1f14ad0 | 1590 | |
742cbee8 DV |
1591 | void i915_error_state_free(struct kref *error_ref); |
1592 | ||
7c463586 KP |
1593 | void |
1594 | i915_enable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask); | |
1595 | ||
1596 | void | |
1597 | i915_disable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask); | |
1598 | ||
3bd3c932 CW |
1599 | #ifdef CONFIG_DEBUG_FS |
1600 | extern void i915_destroy_error_state(struct drm_device *dev); | |
1601 | #else | |
1602 | #define i915_destroy_error_state(x) | |
1603 | #endif | |
1604 | ||
7c463586 | 1605 | |
673a394b EA |
1606 | /* i915_gem.c */ |
1607 | int i915_gem_init_ioctl(struct drm_device *dev, void *data, | |
1608 | struct drm_file *file_priv); | |
1609 | int i915_gem_create_ioctl(struct drm_device *dev, void *data, | |
1610 | struct drm_file *file_priv); | |
1611 | int i915_gem_pread_ioctl(struct drm_device *dev, void *data, | |
1612 | struct drm_file *file_priv); | |
1613 | int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data, | |
1614 | struct drm_file *file_priv); | |
1615 | int i915_gem_mmap_ioctl(struct drm_device *dev, void *data, | |
1616 | struct drm_file *file_priv); | |
de151cf6 JB |
1617 | int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data, |
1618 | struct drm_file *file_priv); | |
673a394b EA |
1619 | int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data, |
1620 | struct drm_file *file_priv); | |
1621 | int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data, | |
1622 | struct drm_file *file_priv); | |
1623 | int i915_gem_execbuffer(struct drm_device *dev, void *data, | |
1624 | struct drm_file *file_priv); | |
76446cac JB |
1625 | int i915_gem_execbuffer2(struct drm_device *dev, void *data, |
1626 | struct drm_file *file_priv); | |
673a394b EA |
1627 | int i915_gem_pin_ioctl(struct drm_device *dev, void *data, |
1628 | struct drm_file *file_priv); | |
1629 | int i915_gem_unpin_ioctl(struct drm_device *dev, void *data, | |
1630 | struct drm_file *file_priv); | |
1631 | int i915_gem_busy_ioctl(struct drm_device *dev, void *data, | |
1632 | struct drm_file *file_priv); | |
199adf40 BW |
1633 | int i915_gem_get_caching_ioctl(struct drm_device *dev, void *data, |
1634 | struct drm_file *file); | |
1635 | int i915_gem_set_caching_ioctl(struct drm_device *dev, void *data, | |
1636 | struct drm_file *file); | |
673a394b EA |
1637 | int i915_gem_throttle_ioctl(struct drm_device *dev, void *data, |
1638 | struct drm_file *file_priv); | |
3ef94daa CW |
1639 | int i915_gem_madvise_ioctl(struct drm_device *dev, void *data, |
1640 | struct drm_file *file_priv); | |
673a394b EA |
1641 | int i915_gem_entervt_ioctl(struct drm_device *dev, void *data, |
1642 | struct drm_file *file_priv); | |
1643 | int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data, | |
1644 | struct drm_file *file_priv); | |
1645 | int i915_gem_set_tiling(struct drm_device *dev, void *data, | |
1646 | struct drm_file *file_priv); | |
1647 | int i915_gem_get_tiling(struct drm_device *dev, void *data, | |
1648 | struct drm_file *file_priv); | |
5a125c3c EA |
1649 | int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data, |
1650 | struct drm_file *file_priv); | |
23ba4fd0 BW |
1651 | int i915_gem_wait_ioctl(struct drm_device *dev, void *data, |
1652 | struct drm_file *file_priv); | |
673a394b | 1653 | void i915_gem_load(struct drm_device *dev); |
42dcedd4 CW |
1654 | void *i915_gem_object_alloc(struct drm_device *dev); |
1655 | void i915_gem_object_free(struct drm_i915_gem_object *obj); | |
673a394b | 1656 | int i915_gem_init_object(struct drm_gem_object *obj); |
37e680a1 CW |
1657 | void i915_gem_object_init(struct drm_i915_gem_object *obj, |
1658 | const struct drm_i915_gem_object_ops *ops); | |
05394f39 CW |
1659 | struct drm_i915_gem_object *i915_gem_alloc_object(struct drm_device *dev, |
1660 | size_t size); | |
673a394b | 1661 | void i915_gem_free_object(struct drm_gem_object *obj); |
42dcedd4 | 1662 | |
2021746e CW |
1663 | int __must_check i915_gem_object_pin(struct drm_i915_gem_object *obj, |
1664 | uint32_t alignment, | |
86a1ee26 CW |
1665 | bool map_and_fenceable, |
1666 | bool nonblocking); | |
05394f39 | 1667 | void i915_gem_object_unpin(struct drm_i915_gem_object *obj); |
2021746e | 1668 | int __must_check i915_gem_object_unbind(struct drm_i915_gem_object *obj); |
dd624afd | 1669 | int i915_gem_object_put_pages(struct drm_i915_gem_object *obj); |
05394f39 | 1670 | void i915_gem_release_mmap(struct drm_i915_gem_object *obj); |
673a394b | 1671 | void i915_gem_lastclose(struct drm_device *dev); |
f787a5f5 | 1672 | |
37e680a1 | 1673 | int __must_check i915_gem_object_get_pages(struct drm_i915_gem_object *obj); |
9da3da66 CW |
1674 | static inline struct page *i915_gem_object_get_page(struct drm_i915_gem_object *obj, int n) |
1675 | { | |
67d5a50c ID |
1676 | struct sg_page_iter sg_iter; |
1677 | ||
1678 | for_each_sg_page(obj->pages->sgl, &sg_iter, obj->pages->nents, n) | |
2db76d7c | 1679 | return sg_page_iter_page(&sg_iter); |
67d5a50c ID |
1680 | |
1681 | return NULL; | |
9da3da66 | 1682 | } |
a5570178 CW |
1683 | static inline void i915_gem_object_pin_pages(struct drm_i915_gem_object *obj) |
1684 | { | |
1685 | BUG_ON(obj->pages == NULL); | |
1686 | obj->pages_pin_count++; | |
1687 | } | |
1688 | static inline void i915_gem_object_unpin_pages(struct drm_i915_gem_object *obj) | |
1689 | { | |
1690 | BUG_ON(obj->pages_pin_count == 0); | |
1691 | obj->pages_pin_count--; | |
1692 | } | |
1693 | ||
54cf91dc | 1694 | int __must_check i915_mutex_lock_interruptible(struct drm_device *dev); |
2911a35b BW |
1695 | int i915_gem_object_sync(struct drm_i915_gem_object *obj, |
1696 | struct intel_ring_buffer *to); | |
54cf91dc | 1697 | void i915_gem_object_move_to_active(struct drm_i915_gem_object *obj, |
9d773091 | 1698 | struct intel_ring_buffer *ring); |
54cf91dc | 1699 | |
ff72145b DA |
1700 | int i915_gem_dumb_create(struct drm_file *file_priv, |
1701 | struct drm_device *dev, | |
1702 | struct drm_mode_create_dumb *args); | |
1703 | int i915_gem_mmap_gtt(struct drm_file *file_priv, struct drm_device *dev, | |
1704 | uint32_t handle, uint64_t *offset); | |
1705 | int i915_gem_dumb_destroy(struct drm_file *file_priv, struct drm_device *dev, | |
0206e353 | 1706 | uint32_t handle); |
f787a5f5 CW |
1707 | /** |
1708 | * Returns true if seq1 is later than seq2. | |
1709 | */ | |
1710 | static inline bool | |
1711 | i915_seqno_passed(uint32_t seq1, uint32_t seq2) | |
1712 | { | |
1713 | return (int32_t)(seq1 - seq2) >= 0; | |
1714 | } | |
1715 | ||
fca26bb4 MK |
1716 | int __must_check i915_gem_get_seqno(struct drm_device *dev, u32 *seqno); |
1717 | int __must_check i915_gem_set_seqno(struct drm_device *dev, u32 seqno); | |
06d98131 | 1718 | int __must_check i915_gem_object_get_fence(struct drm_i915_gem_object *obj); |
d9e86c0e | 1719 | int __must_check i915_gem_object_put_fence(struct drm_i915_gem_object *obj); |
2021746e | 1720 | |
9a5a53b3 | 1721 | static inline bool |
1690e1eb CW |
1722 | i915_gem_object_pin_fence(struct drm_i915_gem_object *obj) |
1723 | { | |
1724 | if (obj->fence_reg != I915_FENCE_REG_NONE) { | |
1725 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; | |
1726 | dev_priv->fence_regs[obj->fence_reg].pin_count++; | |
9a5a53b3 CW |
1727 | return true; |
1728 | } else | |
1729 | return false; | |
1690e1eb CW |
1730 | } |
1731 | ||
1732 | static inline void | |
1733 | i915_gem_object_unpin_fence(struct drm_i915_gem_object *obj) | |
1734 | { | |
1735 | if (obj->fence_reg != I915_FENCE_REG_NONE) { | |
1736 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; | |
b8c3af76 | 1737 | WARN_ON(dev_priv->fence_regs[obj->fence_reg].pin_count <= 0); |
1690e1eb CW |
1738 | dev_priv->fence_regs[obj->fence_reg].pin_count--; |
1739 | } | |
1740 | } | |
1741 | ||
b09a1fec | 1742 | void i915_gem_retire_requests(struct drm_device *dev); |
a71d8d94 | 1743 | void i915_gem_retire_requests_ring(struct intel_ring_buffer *ring); |
33196ded | 1744 | int __must_check i915_gem_check_wedge(struct i915_gpu_error *error, |
d6b2c790 | 1745 | bool interruptible); |
1f83fee0 DV |
1746 | static inline bool i915_reset_in_progress(struct i915_gpu_error *error) |
1747 | { | |
1748 | return unlikely(atomic_read(&error->reset_counter) | |
1749 | & I915_RESET_IN_PROGRESS_FLAG); | |
1750 | } | |
1751 | ||
1752 | static inline bool i915_terminally_wedged(struct i915_gpu_error *error) | |
1753 | { | |
1754 | return atomic_read(&error->reset_counter) == I915_WEDGED; | |
1755 | } | |
a71d8d94 | 1756 | |
069efc1d | 1757 | void i915_gem_reset(struct drm_device *dev); |
05394f39 | 1758 | void i915_gem_clflush_object(struct drm_i915_gem_object *obj); |
2021746e CW |
1759 | int __must_check i915_gem_object_set_domain(struct drm_i915_gem_object *obj, |
1760 | uint32_t read_domains, | |
1761 | uint32_t write_domain); | |
a8198eea | 1762 | int __must_check i915_gem_object_finish_gpu(struct drm_i915_gem_object *obj); |
1070a42b | 1763 | int __must_check i915_gem_init(struct drm_device *dev); |
f691e2f4 | 1764 | int __must_check i915_gem_init_hw(struct drm_device *dev); |
b9524a1e | 1765 | void i915_gem_l3_remap(struct drm_device *dev); |
f691e2f4 | 1766 | void i915_gem_init_swizzling(struct drm_device *dev); |
79e53945 | 1767 | void i915_gem_cleanup_ringbuffer(struct drm_device *dev); |
b2da9fe5 | 1768 | int __must_check i915_gpu_idle(struct drm_device *dev); |
2021746e | 1769 | int __must_check i915_gem_idle(struct drm_device *dev); |
0025c077 MK |
1770 | int __i915_add_request(struct intel_ring_buffer *ring, |
1771 | struct drm_file *file, | |
7d736f4f | 1772 | struct drm_i915_gem_object *batch_obj, |
0025c077 MK |
1773 | u32 *seqno); |
1774 | #define i915_add_request(ring, seqno) \ | |
854c94a7 | 1775 | __i915_add_request(ring, NULL, NULL, seqno) |
199b2bc2 BW |
1776 | int __must_check i915_wait_seqno(struct intel_ring_buffer *ring, |
1777 | uint32_t seqno); | |
de151cf6 | 1778 | int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf); |
2021746e CW |
1779 | int __must_check |
1780 | i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj, | |
1781 | bool write); | |
1782 | int __must_check | |
dabdfe02 CW |
1783 | i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object *obj, bool write); |
1784 | int __must_check | |
2da3b9b9 CW |
1785 | i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object *obj, |
1786 | u32 alignment, | |
2021746e | 1787 | struct intel_ring_buffer *pipelined); |
71acb5eb | 1788 | int i915_gem_attach_phys_object(struct drm_device *dev, |
05394f39 | 1789 | struct drm_i915_gem_object *obj, |
6eeefaf3 CW |
1790 | int id, |
1791 | int align); | |
71acb5eb | 1792 | void i915_gem_detach_phys_object(struct drm_device *dev, |
05394f39 | 1793 | struct drm_i915_gem_object *obj); |
71acb5eb | 1794 | void i915_gem_free_all_phys_object(struct drm_device *dev); |
05394f39 | 1795 | void i915_gem_release(struct drm_device *dev, struct drm_file *file); |
673a394b | 1796 | |
0fa87796 ID |
1797 | uint32_t |
1798 | i915_gem_get_gtt_size(struct drm_device *dev, uint32_t size, int tiling_mode); | |
467cffba | 1799 | uint32_t |
d865110c ID |
1800 | i915_gem_get_gtt_alignment(struct drm_device *dev, uint32_t size, |
1801 | int tiling_mode, bool fenced); | |
467cffba | 1802 | |
e4ffd173 CW |
1803 | int i915_gem_object_set_cache_level(struct drm_i915_gem_object *obj, |
1804 | enum i915_cache_level cache_level); | |
1805 | ||
1286ff73 DV |
1806 | struct drm_gem_object *i915_gem_prime_import(struct drm_device *dev, |
1807 | struct dma_buf *dma_buf); | |
1808 | ||
1809 | struct dma_buf *i915_gem_prime_export(struct drm_device *dev, | |
1810 | struct drm_gem_object *gem_obj, int flags); | |
1811 | ||
254f965c BW |
1812 | /* i915_gem_context.c */ |
1813 | void i915_gem_context_init(struct drm_device *dev); | |
1814 | void i915_gem_context_fini(struct drm_device *dev); | |
254f965c | 1815 | void i915_gem_context_close(struct drm_device *dev, struct drm_file *file); |
e0556841 BW |
1816 | int i915_switch_context(struct intel_ring_buffer *ring, |
1817 | struct drm_file *file, int to_id); | |
dce3271b MK |
1818 | void i915_gem_context_free(struct kref *ctx_ref); |
1819 | static inline void i915_gem_context_reference(struct i915_hw_context *ctx) | |
1820 | { | |
1821 | kref_get(&ctx->ref); | |
1822 | } | |
1823 | ||
1824 | static inline void i915_gem_context_unreference(struct i915_hw_context *ctx) | |
1825 | { | |
1826 | kref_put(&ctx->ref, i915_gem_context_free); | |
1827 | } | |
1828 | ||
c0bb617a MK |
1829 | struct i915_ctx_hang_stats * __must_check |
1830 | i915_gem_context_get_hang_stats(struct intel_ring_buffer *ring, | |
1831 | struct drm_file *file, | |
1832 | u32 id); | |
84624813 BW |
1833 | int i915_gem_context_create_ioctl(struct drm_device *dev, void *data, |
1834 | struct drm_file *file); | |
1835 | int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data, | |
1836 | struct drm_file *file); | |
1286ff73 | 1837 | |
76aaf220 | 1838 | /* i915_gem_gtt.c */ |
1d2a314c | 1839 | void i915_gem_cleanup_aliasing_ppgtt(struct drm_device *dev); |
7bddb01f DV |
1840 | void i915_ppgtt_bind_object(struct i915_hw_ppgtt *ppgtt, |
1841 | struct drm_i915_gem_object *obj, | |
1842 | enum i915_cache_level cache_level); | |
1843 | void i915_ppgtt_unbind_object(struct i915_hw_ppgtt *ppgtt, | |
1844 | struct drm_i915_gem_object *obj); | |
1d2a314c | 1845 | |
76aaf220 | 1846 | void i915_gem_restore_gtt_mappings(struct drm_device *dev); |
74163907 DV |
1847 | int __must_check i915_gem_gtt_prepare_object(struct drm_i915_gem_object *obj); |
1848 | void i915_gem_gtt_bind_object(struct drm_i915_gem_object *obj, | |
e4ffd173 | 1849 | enum i915_cache_level cache_level); |
05394f39 | 1850 | void i915_gem_gtt_unbind_object(struct drm_i915_gem_object *obj); |
74163907 | 1851 | void i915_gem_gtt_finish_object(struct drm_i915_gem_object *obj); |
d7e5008f BW |
1852 | void i915_gem_init_global_gtt(struct drm_device *dev); |
1853 | void i915_gem_setup_global_gtt(struct drm_device *dev, unsigned long start, | |
1854 | unsigned long mappable_end, unsigned long end); | |
e76e9aeb | 1855 | int i915_gem_gtt_init(struct drm_device *dev); |
d09105c6 | 1856 | static inline void i915_gem_chipset_flush(struct drm_device *dev) |
e76e9aeb BW |
1857 | { |
1858 | if (INTEL_INFO(dev)->gen < 6) | |
1859 | intel_gtt_chipset_flush(); | |
1860 | } | |
1861 | ||
76aaf220 | 1862 | |
b47eb4a2 | 1863 | /* i915_gem_evict.c */ |
2021746e | 1864 | int __must_check i915_gem_evict_something(struct drm_device *dev, int min_size, |
42d6ab48 CW |
1865 | unsigned alignment, |
1866 | unsigned cache_level, | |
86a1ee26 CW |
1867 | bool mappable, |
1868 | bool nonblock); | |
6c085a72 | 1869 | int i915_gem_evict_everything(struct drm_device *dev); |
b47eb4a2 | 1870 | |
9797fbfb CW |
1871 | /* i915_gem_stolen.c */ |
1872 | int i915_gem_init_stolen(struct drm_device *dev); | |
11be49eb CW |
1873 | int i915_gem_stolen_setup_compression(struct drm_device *dev, int size); |
1874 | void i915_gem_stolen_cleanup_compression(struct drm_device *dev); | |
9797fbfb | 1875 | void i915_gem_cleanup_stolen(struct drm_device *dev); |
0104fdbb CW |
1876 | struct drm_i915_gem_object * |
1877 | i915_gem_object_create_stolen(struct drm_device *dev, u32 size); | |
866d12b4 CW |
1878 | struct drm_i915_gem_object * |
1879 | i915_gem_object_create_stolen_for_preallocated(struct drm_device *dev, | |
1880 | u32 stolen_offset, | |
1881 | u32 gtt_offset, | |
1882 | u32 size); | |
0104fdbb | 1883 | void i915_gem_object_release_stolen(struct drm_i915_gem_object *obj); |
9797fbfb | 1884 | |
673a394b | 1885 | /* i915_gem_tiling.c */ |
e9b73c67 CW |
1886 | inline static bool i915_gem_object_needs_bit17_swizzle(struct drm_i915_gem_object *obj) |
1887 | { | |
1888 | drm_i915_private_t *dev_priv = obj->base.dev->dev_private; | |
1889 | ||
1890 | return dev_priv->mm.bit_6_swizzle_x == I915_BIT_6_SWIZZLE_9_10_17 && | |
1891 | obj->tiling_mode != I915_TILING_NONE; | |
1892 | } | |
1893 | ||
673a394b | 1894 | void i915_gem_detect_bit_6_swizzle(struct drm_device *dev); |
05394f39 CW |
1895 | void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj); |
1896 | void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj); | |
673a394b EA |
1897 | |
1898 | /* i915_gem_debug.c */ | |
05394f39 | 1899 | void i915_gem_dump_object(struct drm_i915_gem_object *obj, int len, |
673a394b | 1900 | const char *where, uint32_t mark); |
23bc5982 CW |
1901 | #if WATCH_LISTS |
1902 | int i915_verify_lists(struct drm_device *dev); | |
673a394b | 1903 | #else |
23bc5982 | 1904 | #define i915_verify_lists(dev) 0 |
673a394b | 1905 | #endif |
05394f39 CW |
1906 | void i915_gem_object_check_coherency(struct drm_i915_gem_object *obj, |
1907 | int handle); | |
1908 | void i915_gem_dump_object(struct drm_i915_gem_object *obj, int len, | |
673a394b | 1909 | const char *where, uint32_t mark); |
1da177e4 | 1910 | |
2017263e | 1911 | /* i915_debugfs.c */ |
27c202ad BG |
1912 | int i915_debugfs_init(struct drm_minor *minor); |
1913 | void i915_debugfs_cleanup(struct drm_minor *minor); | |
edc3d884 MK |
1914 | __printf(2, 3) |
1915 | void i915_error_printf(struct drm_i915_error_state_buf *e, const char *f, ...); | |
2017263e | 1916 | |
317c35d1 JB |
1917 | /* i915_suspend.c */ |
1918 | extern int i915_save_state(struct drm_device *dev); | |
1919 | extern int i915_restore_state(struct drm_device *dev); | |
0a3e67a4 | 1920 | |
d8157a36 DV |
1921 | /* i915_ums.c */ |
1922 | void i915_save_display_reg(struct drm_device *dev); | |
1923 | void i915_restore_display_reg(struct drm_device *dev); | |
317c35d1 | 1924 | |
0136db58 BW |
1925 | /* i915_sysfs.c */ |
1926 | void i915_setup_sysfs(struct drm_device *dev_priv); | |
1927 | void i915_teardown_sysfs(struct drm_device *dev_priv); | |
1928 | ||
f899fc64 CW |
1929 | /* intel_i2c.c */ |
1930 | extern int intel_setup_gmbus(struct drm_device *dev); | |
1931 | extern void intel_teardown_gmbus(struct drm_device *dev); | |
8f375e10 | 1932 | static inline bool intel_gmbus_is_port_valid(unsigned port) |
3bd7d909 | 1933 | { |
2ed06c93 | 1934 | return (port >= GMBUS_PORT_SSC && port <= GMBUS_PORT_DPD); |
3bd7d909 DK |
1935 | } |
1936 | ||
1937 | extern struct i2c_adapter *intel_gmbus_get_adapter( | |
1938 | struct drm_i915_private *dev_priv, unsigned port); | |
e957d772 CW |
1939 | extern void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed); |
1940 | extern void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit); | |
8f375e10 | 1941 | static inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter) |
b8232e90 CW |
1942 | { |
1943 | return container_of(adapter, struct intel_gmbus, adapter)->force_bit; | |
1944 | } | |
f899fc64 CW |
1945 | extern void intel_i2c_reset(struct drm_device *dev); |
1946 | ||
3b617967 | 1947 | /* intel_opregion.c */ |
44834a67 CW |
1948 | extern int intel_opregion_setup(struct drm_device *dev); |
1949 | #ifdef CONFIG_ACPI | |
1950 | extern void intel_opregion_init(struct drm_device *dev); | |
1951 | extern void intel_opregion_fini(struct drm_device *dev); | |
3b617967 | 1952 | extern void intel_opregion_asle_intr(struct drm_device *dev); |
65e082c9 | 1953 | #else |
44834a67 CW |
1954 | static inline void intel_opregion_init(struct drm_device *dev) { return; } |
1955 | static inline void intel_opregion_fini(struct drm_device *dev) { return; } | |
3b617967 | 1956 | static inline void intel_opregion_asle_intr(struct drm_device *dev) { return; } |
65e082c9 | 1957 | #endif |
8ee1c3db | 1958 | |
723bfd70 JB |
1959 | /* intel_acpi.c */ |
1960 | #ifdef CONFIG_ACPI | |
1961 | extern void intel_register_dsm_handler(void); | |
1962 | extern void intel_unregister_dsm_handler(void); | |
1963 | #else | |
1964 | static inline void intel_register_dsm_handler(void) { return; } | |
1965 | static inline void intel_unregister_dsm_handler(void) { return; } | |
1966 | #endif /* CONFIG_ACPI */ | |
1967 | ||
79e53945 | 1968 | /* modesetting */ |
f817586c | 1969 | extern void intel_modeset_init_hw(struct drm_device *dev); |
7d708ee4 | 1970 | extern void intel_modeset_suspend_hw(struct drm_device *dev); |
79e53945 | 1971 | extern void intel_modeset_init(struct drm_device *dev); |
2c7111db | 1972 | extern void intel_modeset_gem_init(struct drm_device *dev); |
79e53945 | 1973 | extern void intel_modeset_cleanup(struct drm_device *dev); |
28d52043 | 1974 | extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state); |
45e2b5f6 DV |
1975 | extern void intel_modeset_setup_hw_state(struct drm_device *dev, |
1976 | bool force_restore); | |
44cec740 | 1977 | extern void i915_redisable_vga(struct drm_device *dev); |
ee5382ae | 1978 | extern bool intel_fbc_enabled(struct drm_device *dev); |
43a9539f | 1979 | extern void intel_disable_fbc(struct drm_device *dev); |
7648fa99 | 1980 | extern bool ironlake_set_drps(struct drm_device *dev, u8 val); |
dde86e2d | 1981 | extern void intel_init_pch_refclk(struct drm_device *dev); |
3b8d8d91 | 1982 | extern void gen6_set_rps(struct drm_device *dev, u8 val); |
0a073b84 JB |
1983 | extern void valleyview_set_rps(struct drm_device *dev, u8 val); |
1984 | extern int valleyview_rps_max_freq(struct drm_i915_private *dev_priv); | |
1985 | extern int valleyview_rps_min_freq(struct drm_i915_private *dev_priv); | |
0206e353 AJ |
1986 | extern void intel_detect_pch(struct drm_device *dev); |
1987 | extern int intel_trans_dp_port_sel(struct drm_crtc *crtc); | |
0136db58 | 1988 | extern int intel_enable_rc6(const struct drm_device *dev); |
3bad0781 | 1989 | |
2911a35b | 1990 | extern bool i915_semaphore_is_enabled(struct drm_device *dev); |
c0c7babc BW |
1991 | int i915_reg_read_ioctl(struct drm_device *dev, void *data, |
1992 | struct drm_file *file); | |
575155a9 | 1993 | |
6ef3d427 | 1994 | /* overlay */ |
3bd3c932 | 1995 | #ifdef CONFIG_DEBUG_FS |
6ef3d427 | 1996 | extern struct intel_overlay_error_state *intel_overlay_capture_error_state(struct drm_device *dev); |
edc3d884 MK |
1997 | extern void intel_overlay_print_error_state(struct drm_i915_error_state_buf *e, |
1998 | struct intel_overlay_error_state *error); | |
c4a1d9e4 CW |
1999 | |
2000 | extern struct intel_display_error_state *intel_display_capture_error_state(struct drm_device *dev); | |
edc3d884 | 2001 | extern void intel_display_print_error_state(struct drm_i915_error_state_buf *e, |
c4a1d9e4 CW |
2002 | struct drm_device *dev, |
2003 | struct intel_display_error_state *error); | |
3bd3c932 | 2004 | #endif |
6ef3d427 | 2005 | |
b7287d80 BW |
2006 | /* On SNB platform, before reading ring registers forcewake bit |
2007 | * must be set to prevent GT core from power down and stale values being | |
2008 | * returned. | |
2009 | */ | |
fcca7926 BW |
2010 | void gen6_gt_force_wake_get(struct drm_i915_private *dev_priv); |
2011 | void gen6_gt_force_wake_put(struct drm_i915_private *dev_priv); | |
67a3744f | 2012 | int __gen6_gt_wait_for_fifo(struct drm_i915_private *dev_priv); |
b7287d80 | 2013 | |
42c0526c BW |
2014 | int sandybridge_pcode_read(struct drm_i915_private *dev_priv, u8 mbox, u32 *val); |
2015 | int sandybridge_pcode_write(struct drm_i915_private *dev_priv, u8 mbox, u32 val); | |
59de0813 JN |
2016 | |
2017 | /* intel_sideband.c */ | |
64936258 JN |
2018 | u32 vlv_punit_read(struct drm_i915_private *dev_priv, u8 addr); |
2019 | void vlv_punit_write(struct drm_i915_private *dev_priv, u8 addr, u32 val); | |
2020 | u32 vlv_nc_read(struct drm_i915_private *dev_priv, u8 addr); | |
ae99258f JN |
2021 | u32 vlv_dpio_read(struct drm_i915_private *dev_priv, int reg); |
2022 | void vlv_dpio_write(struct drm_i915_private *dev_priv, int reg, u32 val); | |
59de0813 JN |
2023 | u32 intel_sbi_read(struct drm_i915_private *dev_priv, u16 reg, |
2024 | enum intel_sbi_destination destination); | |
2025 | void intel_sbi_write(struct drm_i915_private *dev_priv, u16 reg, u32 value, | |
2026 | enum intel_sbi_destination destination); | |
0a073b84 | 2027 | |
855ba3be JB |
2028 | int vlv_gpu_freq(int ddr_freq, int val); |
2029 | int vlv_freq_opcode(int ddr_freq, int val); | |
42c0526c | 2030 | |
5f75377d | 2031 | #define __i915_read(x, y) \ |
f7000883 | 2032 | u##x i915_read##x(struct drm_i915_private *dev_priv, u32 reg); |
fcca7926 | 2033 | |
5f75377d KP |
2034 | __i915_read(8, b) |
2035 | __i915_read(16, w) | |
2036 | __i915_read(32, l) | |
2037 | __i915_read(64, q) | |
2038 | #undef __i915_read | |
2039 | ||
2040 | #define __i915_write(x, y) \ | |
f7000883 AK |
2041 | void i915_write##x(struct drm_i915_private *dev_priv, u32 reg, u##x val); |
2042 | ||
5f75377d KP |
2043 | __i915_write(8, b) |
2044 | __i915_write(16, w) | |
2045 | __i915_write(32, l) | |
2046 | __i915_write(64, q) | |
2047 | #undef __i915_write | |
2048 | ||
2049 | #define I915_READ8(reg) i915_read8(dev_priv, (reg)) | |
2050 | #define I915_WRITE8(reg, val) i915_write8(dev_priv, (reg), (val)) | |
2051 | ||
2052 | #define I915_READ16(reg) i915_read16(dev_priv, (reg)) | |
2053 | #define I915_WRITE16(reg, val) i915_write16(dev_priv, (reg), (val)) | |
2054 | #define I915_READ16_NOTRACE(reg) readw(dev_priv->regs + (reg)) | |
2055 | #define I915_WRITE16_NOTRACE(reg, val) writew(val, dev_priv->regs + (reg)) | |
2056 | ||
2057 | #define I915_READ(reg) i915_read32(dev_priv, (reg)) | |
2058 | #define I915_WRITE(reg, val) i915_write32(dev_priv, (reg), (val)) | |
cae5852d ZN |
2059 | #define I915_READ_NOTRACE(reg) readl(dev_priv->regs + (reg)) |
2060 | #define I915_WRITE_NOTRACE(reg, val) writel(val, dev_priv->regs + (reg)) | |
5f75377d KP |
2061 | |
2062 | #define I915_WRITE64(reg, val) i915_write64(dev_priv, (reg), (val)) | |
2063 | #define I915_READ64(reg) i915_read64(dev_priv, (reg)) | |
cae5852d ZN |
2064 | |
2065 | #define POSTING_READ(reg) (void)I915_READ_NOTRACE(reg) | |
2066 | #define POSTING_READ16(reg) (void)I915_READ16_NOTRACE(reg) | |
2067 | ||
55bc60db VS |
2068 | /* "Broadcast RGB" property */ |
2069 | #define INTEL_BROADCAST_RGB_AUTO 0 | |
2070 | #define INTEL_BROADCAST_RGB_FULL 1 | |
2071 | #define INTEL_BROADCAST_RGB_LIMITED 2 | |
ba4f01a3 | 2072 | |
766aa1c4 VS |
2073 | static inline uint32_t i915_vgacntrl_reg(struct drm_device *dev) |
2074 | { | |
2075 | if (HAS_PCH_SPLIT(dev)) | |
2076 | return CPU_VGACNTRL; | |
2077 | else if (IS_VALLEYVIEW(dev)) | |
2078 | return VLV_VGACNTRL; | |
2079 | else | |
2080 | return VGACNTRL; | |
2081 | } | |
2082 | ||
2bb4629a VS |
2083 | static inline void __user *to_user_ptr(u64 address) |
2084 | { | |
2085 | return (void __user *)(uintptr_t)address; | |
2086 | } | |
2087 | ||
df97729f ID |
2088 | static inline unsigned long msecs_to_jiffies_timeout(const unsigned int m) |
2089 | { | |
2090 | unsigned long j = msecs_to_jiffies(m); | |
2091 | ||
2092 | return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1); | |
2093 | } | |
2094 | ||
2095 | static inline unsigned long | |
2096 | timespec_to_jiffies_timeout(const struct timespec *value) | |
2097 | { | |
2098 | unsigned long j = timespec_to_jiffies(value); | |
2099 | ||
2100 | return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1); | |
2101 | } | |
2102 | ||
1da177e4 | 2103 | #endif |