drm/i915/bdw: New source and header file for LRs, LRCs and Execlists
[deliverable/linux.git] / drivers / gpu / drm / i915 / i915_params.c
CommitLineData
d330a953
JN
1/*
2 * Copyright © 2014 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the
6 * "Software"), to deal in the Software without restriction, including
7 * without limitation the rights to use, copy, modify, merge, publish,
8 * distribute, sub license, and/or sell copies of the Software, and to
9 * permit persons to whom the Software is furnished to do so, subject to
10 * the following conditions:
11 *
12 * The above copyright notice and this permission notice (including the
13 * next paragraph) shall be included in all copies or substantial portions
14 * of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
22 * IN THE SOFTWARE.
23 */
24
25#include "i915_drv.h"
26
27struct i915_params i915 __read_mostly = {
28 .modeset = -1,
29 .panel_ignore_lid = 1,
30 .powersave = 1,
31 .semaphores = -1,
32 .lvds_downclock = 0,
33 .lvds_channel_mode = 0,
34 .panel_use_ssc = -1,
35 .vbt_sdvo_panel_type = -1,
36 .enable_rc6 = -1,
37 .enable_fbc = -1,
38 .enable_hangcheck = true,
39 .enable_ppgtt = -1,
b6d54779 40 .enable_psr = 1,
d330a953
JN
41 .preliminary_hw_support = IS_ENABLED(CONFIG_DRM_I915_PRELIMINARY_HW_SUPPORT),
42 .disable_power_well = 1,
43 .enable_ips = 1,
44 .fastboot = 0,
d330a953
JN
45 .prefault_disable = 0,
46 .reset = true,
47 .invert_brightness = 0,
a0bae57f 48 .disable_display = 0,
5c411bb1 49 .enable_cmd_parser = 1,
7a10dfa6 50 .disable_vtd_wa = 0,
84c33a64 51 .use_mmio_flip = 0,
5978118c 52 .mmio_debug = 0,
d330a953
JN
53};
54
55module_param_named(modeset, i915.modeset, int, 0400);
56MODULE_PARM_DESC(modeset,
57 "Use kernel modesetting [KMS] (0=DRM_I915_KMS from .config, "
58 "1=on, -1=force vga console preference [default])");
59
60module_param_named(panel_ignore_lid, i915.panel_ignore_lid, int, 0600);
61MODULE_PARM_DESC(panel_ignore_lid,
62 "Override lid status (0=autodetect, 1=autodetect disabled [default], "
63 "-1=force lid closed, -2=force lid open)");
64
65module_param_named(powersave, i915.powersave, int, 0600);
66MODULE_PARM_DESC(powersave,
67 "Enable powersavings, fbc, downclocking, etc. (default: true)");
68
69module_param_named(semaphores, i915.semaphores, int, 0400);
70MODULE_PARM_DESC(semaphores,
71 "Use semaphores for inter-ring sync "
72 "(default: -1 (use per-chip defaults))");
73
3adee7a7
JN
74module_param_named(enable_rc6, i915.enable_rc6, int, 0400);
75MODULE_PARM_DESC(enable_rc6,
d330a953
JN
76 "Enable power-saving render C-state 6. "
77 "Different stages can be selected via bitmask values "
78 "(0 = disable; 1 = enable rc6; 2 = enable deep rc6; 4 = enable deepest rc6). "
79 "For example, 3 would enable rc6 and deep rc6, and 7 would enable everything. "
80 "default: -1 (use per-chip default)");
81
3adee7a7
JN
82module_param_named(enable_fbc, i915.enable_fbc, int, 0600);
83MODULE_PARM_DESC(enable_fbc,
d330a953
JN
84 "Enable frame buffer compression for power savings "
85 "(default: -1 (use per-chip default))");
86
87module_param_named(lvds_downclock, i915.lvds_downclock, int, 0400);
88MODULE_PARM_DESC(lvds_downclock,
89 "Use panel (LVDS/eDP) downclocking for power savings "
90 "(default: false)");
91
92module_param_named(lvds_channel_mode, i915.lvds_channel_mode, int, 0600);
93MODULE_PARM_DESC(lvds_channel_mode,
94 "Specify LVDS channel mode "
95 "(0=probe BIOS [default], 1=single-channel, 2=dual-channel)");
96
97module_param_named(lvds_use_ssc, i915.panel_use_ssc, int, 0600);
98MODULE_PARM_DESC(lvds_use_ssc,
99 "Use Spread Spectrum Clock with panels [LVDS/eDP] "
100 "(default: auto from VBT)");
101
102module_param_named(vbt_sdvo_panel_type, i915.vbt_sdvo_panel_type, int, 0600);
103MODULE_PARM_DESC(vbt_sdvo_panel_type,
104 "Override/Ignore selection of SDVO panel mode in the VBT "
105 "(-2=ignore, -1=auto [default], index in VBT BIOS table)");
106
107module_param_named(reset, i915.reset, bool, 0600);
108MODULE_PARM_DESC(reset, "Attempt GPU resets (default: true)");
109
110module_param_named(enable_hangcheck, i915.enable_hangcheck, bool, 0644);
111MODULE_PARM_DESC(enable_hangcheck,
112 "Periodically check GPU activity for detecting hangs. "
113 "WARNING: Disabling this can cause system wide hangs. "
114 "(default: true)");
115
3adee7a7
JN
116module_param_named(enable_ppgtt, i915.enable_ppgtt, int, 0400);
117MODULE_PARM_DESC(enable_ppgtt,
d330a953
JN
118 "Override PPGTT usage. "
119 "(-1=auto [default], 0=disabled, 1=aliasing, 2=full)");
120
121module_param_named(enable_psr, i915.enable_psr, int, 0600);
b6d54779 122MODULE_PARM_DESC(enable_psr, "Enable PSR (default: true)");
d330a953
JN
123
124module_param_named(preliminary_hw_support, i915.preliminary_hw_support, int, 0600);
125MODULE_PARM_DESC(preliminary_hw_support,
126 "Enable preliminary hardware support.");
127
128module_param_named(disable_power_well, i915.disable_power_well, int, 0600);
129MODULE_PARM_DESC(disable_power_well,
130 "Disable the power well when possible (default: true)");
131
132module_param_named(enable_ips, i915.enable_ips, int, 0600);
133MODULE_PARM_DESC(enable_ips, "Enable IPS (default: true)");
134
135module_param_named(fastboot, i915.fastboot, bool, 0600);
136MODULE_PARM_DESC(fastboot,
137 "Try to skip unnecessary mode sets at boot time (default: false)");
138
d330a953
JN
139module_param_named(prefault_disable, i915.prefault_disable, bool, 0600);
140MODULE_PARM_DESC(prefault_disable,
141 "Disable page prefaulting for pread/pwrite/reloc (default:false). "
142 "For developers only.");
143
144module_param_named(invert_brightness, i915.invert_brightness, int, 0600);
145MODULE_PARM_DESC(invert_brightness,
146 "Invert backlight brightness "
147 "(-1 force normal, 0 machine defaults, 1 force inversion), please "
148 "report PCI device ID, subsystem vendor and subsystem device ID "
149 "to dri-devel@lists.freedesktop.org, if your machine needs it. "
150 "It will then be included in an upcoming module version.");
a0bae57f
DL
151
152module_param_named(disable_display, i915.disable_display, bool, 0600);
153MODULE_PARM_DESC(disable_display, "Disable display (default: false)");
351e3db2 154
7a10dfa6
DV
155module_param_named(disable_vtd_wa, i915.disable_vtd_wa, bool, 0600);
156MODULE_PARM_DESC(disable_vtd_wa, "Disable all VT-d workarounds (default: false)");
157
351e3db2
BV
158module_param_named(enable_cmd_parser, i915.enable_cmd_parser, int, 0600);
159MODULE_PARM_DESC(enable_cmd_parser,
5c411bb1 160 "Enable command parsing (1=enabled [default], 0=disabled)");
84c33a64
SG
161
162module_param_named(use_mmio_flip, i915.use_mmio_flip, int, 0600);
163MODULE_PARM_DESC(use_mmio_flip,
164 "use MMIO flips (-1=never, 0=driver discretion [default], 1=always)");
5978118c
PZ
165
166module_param_named(mmio_debug, i915.mmio_debug, bool, 0600);
167MODULE_PARM_DESC(mmio_debug,
168 "Enable the MMIO debug code (default: false). This may negatively "
169 "affect performance.");
This page took 0.063584 seconds and 5 git commands to generate.