projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915: support 3 pipes on IVB+
[deliverable/linux.git] / drivers / gpu / drm / i915 / intel_display.c
CommitLineData
79e53945
JB		 1/*
2 * Copyright © 2006-2007 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eric Anholt <eric@anholt.net>
25 */
26
23b2f8bb 27#include <linux/cpufreq.h>
c1c7af60
JB		 28#include <linux/module.h>
29#include <linux/input.h>
79e53945 30#include <linux/i2c.h>
7662c8bd 31#include <linux/kernel.h>
5a0e3ad6 32#include <linux/slab.h>
9cce37f4 33#include <linux/vgaarb.h>
e0dac65e 34#include <drm/drm_edid.h>
79e53945
JB		 35#include "drmP.h"
36#include "intel_drv.h"
37#include "i915_drm.h"
38#include "i915_drv.h"
e5510fac 39#include "i915_trace.h"
ab2c0672 40#include "drm_dp_helper.h"
79e53945
JB		 41
42#include "drm_crtc_helper.h"
43
32f9d658
ZW		 44#define HAS_eDP (intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))
45
0206e353 46bool intel_pipe_has_type(struct drm_crtc *crtc, int type);
7662c8bd 47static void intel_update_watermarks(struct drm_device *dev);
3dec0095 48static void intel_increase_pllclock(struct drm_crtc *crtc);
6b383a7f 49static void intel_crtc_update_cursor(struct drm_crtc *crtc, bool on);
79e53945
JB		 50
51typedef struct {
0206e353
AJ		 52 /* given values */
53 int n;
54 int m1, m2;
55 int p1, p2;
56 /* derived values */
57 int dot;
58 int vco;
59 int m;
60 int p;
79e53945
JB		 61} intel_clock_t;
62
63typedef struct {
0206e353 64 int min, max;
79e53945
JB		 65} intel_range_t;
66
67typedef struct {
0206e353
AJ		 68 int dot_limit;
69 int p2_slow, p2_fast;
79e53945
JB		 70} intel_p2_t;
71
72#define INTEL_P2_NUM 2
d4906093
ML		 73typedef struct intel_limit intel_limit_t;
74struct intel_limit {
0206e353
AJ		 75 intel_range_t dot, vco, n, m, m1, m2, p, p1;
76 intel_p2_t p2;
77 bool (* find_pll)(const intel_limit_t *, struct drm_crtc *,
78 int, int, intel_clock_t *);
d4906093 79};
79e53945 80
2377b741
JB		 81/* FDI */
82#define IRONLAKE_FDI_FREQ 2700000 /* in kHz for mode->clock */
83
d4906093
ML		 84static bool
85intel_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
86 int target, int refclk, intel_clock_t *best_clock);
87static bool
88intel_g4x_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
89 int target, int refclk, intel_clock_t *best_clock);
79e53945 90
a4fc5ed6
KP		 91static bool
92intel_find_pll_g4x_dp(const intel_limit_t *, struct drm_crtc *crtc,
93 int target, int refclk, intel_clock_t *best_clock);
5eb08b69 94static bool
f2b115e6
AJ		 95intel_find_pll_ironlake_dp(const intel_limit_t *, struct drm_crtc *crtc,
96 int target, int refclk, intel_clock_t *best_clock);
a4fc5ed6 97
021357ac
CW		 98static inline u32 /* units of 100MHz */
99intel_fdi_link_freq(struct drm_device *dev)
100{
8b99e68c
CW		 101 if (IS_GEN5(dev)) {
102 struct drm_i915_private *dev_priv = dev->dev_private;
103 return (I915_READ(FDI_PLL_BIOS_0) & FDI_PLL_FB_CLOCK_MASK) + 2;
104 } else
105 return 27;
021357ac
CW		 106}
107
e4b36699 108static const intel_limit_t intel_limits_i8xx_dvo = {
0206e353
AJ		 109 .dot = { .min = 25000, .max = 350000 },
110 .vco = { .min = 930000, .max = 1400000 },
111 .n = { .min = 3, .max = 16 },
112 .m = { .min = 96, .max = 140 },
113 .m1 = { .min = 18, .max = 26 },
114 .m2 = { .min = 6, .max = 16 },
115 .p = { .min = 4, .max = 128 },
116 .p1 = { .min = 2, .max = 33 },
273e27ca
EA		 117 .p2 = { .dot_limit = 165000,
118 .p2_slow = 4, .p2_fast = 2 },
d4906093 119 .find_pll = intel_find_best_PLL,
e4b36699
KP		 120};
121
122static const intel_limit_t intel_limits_i8xx_lvds = {
0206e353
AJ		 123 .dot = { .min = 25000, .max = 350000 },
124 .vco = { .min = 930000, .max = 1400000 },
125 .n = { .min = 3, .max = 16 },
126 .m = { .min = 96, .max = 140 },
127 .m1 = { .min = 18, .max = 26 },
128 .m2 = { .min = 6, .max = 16 },
129 .p = { .min = 4, .max = 128 },
130 .p1 = { .min = 1, .max = 6 },
273e27ca
EA		 131 .p2 = { .dot_limit = 165000,
132 .p2_slow = 14, .p2_fast = 7 },
d4906093 133 .find_pll = intel_find_best_PLL,
e4b36699 134};
273e27ca 135
e4b36699 136static const intel_limit_t intel_limits_i9xx_sdvo = {
0206e353
AJ		 137 .dot = { .min = 20000, .max = 400000 },
138 .vco = { .min = 1400000, .max = 2800000 },
139 .n = { .min = 1, .max = 6 },
140 .m = { .min = 70, .max = 120 },
141 .m1 = { .min = 10, .max = 22 },
142 .m2 = { .min = 5, .max = 9 },
143 .p = { .min = 5, .max = 80 },
144 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 145 .p2 = { .dot_limit = 200000,
146 .p2_slow = 10, .p2_fast = 5 },
d4906093 147 .find_pll = intel_find_best_PLL,
e4b36699
KP		 148};
149
150static const intel_limit_t intel_limits_i9xx_lvds = {
0206e353
AJ		 151 .dot = { .min = 20000, .max = 400000 },
152 .vco = { .min = 1400000, .max = 2800000 },
153 .n = { .min = 1, .max = 6 },
154 .m = { .min = 70, .max = 120 },
155 .m1 = { .min = 10, .max = 22 },
156 .m2 = { .min = 5, .max = 9 },
157 .p = { .min = 7, .max = 98 },
158 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 159 .p2 = { .dot_limit = 112000,
160 .p2_slow = 14, .p2_fast = 7 },
d4906093 161 .find_pll = intel_find_best_PLL,
e4b36699
KP		 162};
163
273e27ca 164
e4b36699 165static const intel_limit_t intel_limits_g4x_sdvo = {
273e27ca
EA		 166 .dot = { .min = 25000, .max = 270000 },
167 .vco = { .min = 1750000, .max = 3500000},
168 .n = { .min = 1, .max = 4 },
169 .m = { .min = 104, .max = 138 },
170 .m1 = { .min = 17, .max = 23 },
171 .m2 = { .min = 5, .max = 11 },
172 .p = { .min = 10, .max = 30 },
173 .p1 = { .min = 1, .max = 3},
174 .p2 = { .dot_limit = 270000,
175 .p2_slow = 10,
176 .p2_fast = 10
044c7c41 177 },
d4906093 178 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 179};
180
181static const intel_limit_t intel_limits_g4x_hdmi = {
273e27ca
EA		 182 .dot = { .min = 22000, .max = 400000 },
183 .vco = { .min = 1750000, .max = 3500000},
184 .n = { .min = 1, .max = 4 },
185 .m = { .min = 104, .max = 138 },
186 .m1 = { .min = 16, .max = 23 },
187 .m2 = { .min = 5, .max = 11 },
188 .p = { .min = 5, .max = 80 },
189 .p1 = { .min = 1, .max = 8},
190 .p2 = { .dot_limit = 165000,
191 .p2_slow = 10, .p2_fast = 5 },
d4906093 192 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 193};
194
195static const intel_limit_t intel_limits_g4x_single_channel_lvds = {
273e27ca
EA		 196 .dot = { .min = 20000, .max = 115000 },
197 .vco = { .min = 1750000, .max = 3500000 },
198 .n = { .min = 1, .max = 3 },
199 .m = { .min = 104, .max = 138 },
200 .m1 = { .min = 17, .max = 23 },
201 .m2 = { .min = 5, .max = 11 },
202 .p = { .min = 28, .max = 112 },
203 .p1 = { .min = 2, .max = 8 },
204 .p2 = { .dot_limit = 0,
205 .p2_slow = 14, .p2_fast = 14
044c7c41 206 },
d4906093 207 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 208};
209
210static const intel_limit_t intel_limits_g4x_dual_channel_lvds = {
273e27ca
EA		 211 .dot = { .min = 80000, .max = 224000 },
212 .vco = { .min = 1750000, .max = 3500000 },
213 .n = { .min = 1, .max = 3 },
214 .m = { .min = 104, .max = 138 },
215 .m1 = { .min = 17, .max = 23 },
216 .m2 = { .min = 5, .max = 11 },
217 .p = { .min = 14, .max = 42 },
218 .p1 = { .min = 2, .max = 6 },
219 .p2 = { .dot_limit = 0,
220 .p2_slow = 7, .p2_fast = 7
044c7c41 221 },
d4906093 222 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 223};
224
225static const intel_limit_t intel_limits_g4x_display_port = {
0206e353
AJ		 226 .dot = { .min = 161670, .max = 227000 },
227 .vco = { .min = 1750000, .max = 3500000},
228 .n = { .min = 1, .max = 2 },
229 .m = { .min = 97, .max = 108 },
230 .m1 = { .min = 0x10, .max = 0x12 },
231 .m2 = { .min = 0x05, .max = 0x06 },
232 .p = { .min = 10, .max = 20 },
233 .p1 = { .min = 1, .max = 2},
234 .p2 = { .dot_limit = 0,
273e27ca 235 .p2_slow = 10, .p2_fast = 10 },
0206e353 236 .find_pll = intel_find_pll_g4x_dp,
e4b36699
KP		 237};
238
f2b115e6 239static const intel_limit_t intel_limits_pineview_sdvo = {
0206e353
AJ		 240 .dot = { .min = 20000, .max = 400000},
241 .vco = { .min = 1700000, .max = 3500000 },
273e27ca 242 /* Pineview's Ncounter is a ring counter */
0206e353
AJ		 243 .n = { .min = 3, .max = 6 },
244 .m = { .min = 2, .max = 256 },
273e27ca 245 /* Pineview only has one combined m divider, which we treat as m2. */
0206e353
AJ		 246 .m1 = { .min = 0, .max = 0 },
247 .m2 = { .min = 0, .max = 254 },
248 .p = { .min = 5, .max = 80 },
249 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 250 .p2 = { .dot_limit = 200000,
251 .p2_slow = 10, .p2_fast = 5 },
6115707b 252 .find_pll = intel_find_best_PLL,
e4b36699
KP		 253};
254
f2b115e6 255static const intel_limit_t intel_limits_pineview_lvds = {
0206e353
AJ		 256 .dot = { .min = 20000, .max = 400000 },
257 .vco = { .min = 1700000, .max = 3500000 },
258 .n = { .min = 3, .max = 6 },
259 .m = { .min = 2, .max = 256 },
260 .m1 = { .min = 0, .max = 0 },
261 .m2 = { .min = 0, .max = 254 },
262 .p = { .min = 7, .max = 112 },
263 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 264 .p2 = { .dot_limit = 112000,
265 .p2_slow = 14, .p2_fast = 14 },
6115707b 266 .find_pll = intel_find_best_PLL,
e4b36699
KP		 267};
268
273e27ca
EA		 269/* Ironlake / Sandybridge
270 *
271 * We calculate clock using (register_value + 2) for N/M1/M2, so here
272 * the range value for them is (actual_value - 2).
273 */
b91ad0ec 274static const intel_limit_t intel_limits_ironlake_dac = {
273e27ca
EA		 275 .dot = { .min = 25000, .max = 350000 },
276 .vco = { .min = 1760000, .max = 3510000 },
277 .n = { .min = 1, .max = 5 },
278 .m = { .min = 79, .max = 127 },
279 .m1 = { .min = 12, .max = 22 },
280 .m2 = { .min = 5, .max = 9 },
281 .p = { .min = 5, .max = 80 },
282 .p1 = { .min = 1, .max = 8 },
283 .p2 = { .dot_limit = 225000,
284 .p2_slow = 10, .p2_fast = 5 },
4547668a 285 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 286};
287
b91ad0ec 288static const intel_limit_t intel_limits_ironlake_single_lvds = {
273e27ca
EA		 289 .dot = { .min = 25000, .max = 350000 },
290 .vco = { .min = 1760000, .max = 3510000 },
291 .n = { .min = 1, .max = 3 },
292 .m = { .min = 79, .max = 118 },
293 .m1 = { .min = 12, .max = 22 },
294 .m2 = { .min = 5, .max = 9 },
295 .p = { .min = 28, .max = 112 },
296 .p1 = { .min = 2, .max = 8 },
297 .p2 = { .dot_limit = 225000,
298 .p2_slow = 14, .p2_fast = 14 },
b91ad0ec
ZW		 299 .find_pll = intel_g4x_find_best_PLL,
300};
301
302static const intel_limit_t intel_limits_ironlake_dual_lvds = {
273e27ca
EA		 303 .dot = { .min = 25000, .max = 350000 },
304 .vco = { .min = 1760000, .max = 3510000 },
305 .n = { .min = 1, .max = 3 },
306 .m = { .min = 79, .max = 127 },
307 .m1 = { .min = 12, .max = 22 },
308 .m2 = { .min = 5, .max = 9 },
309 .p = { .min = 14, .max = 56 },
310 .p1 = { .min = 2, .max = 8 },
311 .p2 = { .dot_limit = 225000,
312 .p2_slow = 7, .p2_fast = 7 },
b91ad0ec
ZW		 313 .find_pll = intel_g4x_find_best_PLL,
314};
315
273e27ca 316/* LVDS 100mhz refclk limits. */
b91ad0ec 317static const intel_limit_t intel_limits_ironlake_single_lvds_100m = {
273e27ca
EA		 318 .dot = { .min = 25000, .max = 350000 },
319 .vco = { .min = 1760000, .max = 3510000 },
320 .n = { .min = 1, .max = 2 },
321 .m = { .min = 79, .max = 126 },
322 .m1 = { .min = 12, .max = 22 },
323 .m2 = { .min = 5, .max = 9 },
324 .p = { .min = 28, .max = 112 },
0206e353 325 .p1 = { .min = 2, .max = 8 },
273e27ca
EA		 326 .p2 = { .dot_limit = 225000,
327 .p2_slow = 14, .p2_fast = 14 },
b91ad0ec
ZW		 328 .find_pll = intel_g4x_find_best_PLL,
329};
330
331static const intel_limit_t intel_limits_ironlake_dual_lvds_100m = {
273e27ca
EA		 332 .dot = { .min = 25000, .max = 350000 },
333 .vco = { .min = 1760000, .max = 3510000 },
334 .n = { .min = 1, .max = 3 },
335 .m = { .min = 79, .max = 126 },
336 .m1 = { .min = 12, .max = 22 },
337 .m2 = { .min = 5, .max = 9 },
338 .p = { .min = 14, .max = 42 },
0206e353 339 .p1 = { .min = 2, .max = 6 },
273e27ca
EA		 340 .p2 = { .dot_limit = 225000,
341 .p2_slow = 7, .p2_fast = 7 },
4547668a
ZY		 342 .find_pll = intel_g4x_find_best_PLL,
343};
344
345static const intel_limit_t intel_limits_ironlake_display_port = {
0206e353
AJ		 346 .dot = { .min = 25000, .max = 350000 },
347 .vco = { .min = 1760000, .max = 3510000},
348 .n = { .min = 1, .max = 2 },
349 .m = { .min = 81, .max = 90 },
350 .m1 = { .min = 12, .max = 22 },
351 .m2 = { .min = 5, .max = 9 },
352 .p = { .min = 10, .max = 20 },
353 .p1 = { .min = 1, .max = 2},
354 .p2 = { .dot_limit = 0,
273e27ca 355 .p2_slow = 10, .p2_fast = 10 },
0206e353 356 .find_pll = intel_find_pll_ironlake_dp,
79e53945
JB		 357};
358
1b894b59
CW		 359static const intel_limit_t *intel_ironlake_limit(struct drm_crtc *crtc,
360 int refclk)
2c07245f 361{
b91ad0ec
ZW		 362 struct drm_device *dev = crtc->dev;
363 struct drm_i915_private *dev_priv = dev->dev_private;
2c07245f 364 const intel_limit_t *limit;
b91ad0ec
ZW		 365
366 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
b91ad0ec
ZW		 367 if ((I915_READ(PCH_LVDS) & LVDS_CLKB_POWER_MASK) ==
368 LVDS_CLKB_POWER_UP) {
369 /* LVDS dual channel */
1b894b59 370 if (refclk == 100000)
b91ad0ec
ZW		 371 limit = &intel_limits_ironlake_dual_lvds_100m;
372 else
373 limit = &intel_limits_ironlake_dual_lvds;
374 } else {
1b894b59 375 if (refclk == 100000)
b91ad0ec
ZW		 376 limit = &intel_limits_ironlake_single_lvds_100m;
377 else
378 limit = &intel_limits_ironlake_single_lvds;
379 }
380 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) ||
4547668a
ZY		 381 HAS_eDP)
382 limit = &intel_limits_ironlake_display_port;
2c07245f 383 else
b91ad0ec 384 limit = &intel_limits_ironlake_dac;
2c07245f
ZW		 385
386 return limit;
387}
388
044c7c41
ML		 389static const intel_limit_t *intel_g4x_limit(struct drm_crtc *crtc)
390{
391 struct drm_device *dev = crtc->dev;
392 struct drm_i915_private *dev_priv = dev->dev_private;
393 const intel_limit_t *limit;
394
395 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
396 if ((I915_READ(LVDS) & LVDS_CLKB_POWER_MASK) ==
397 LVDS_CLKB_POWER_UP)
398 /* LVDS with dual channel */
e4b36699 399 limit = &intel_limits_g4x_dual_channel_lvds;
044c7c41
ML		 400 else
401 /* LVDS with dual channel */
e4b36699 402 limit = &intel_limits_g4x_single_channel_lvds;
044c7c41
ML		 403 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI) ||
404 intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG)) {
e4b36699 405 limit = &intel_limits_g4x_hdmi;
044c7c41 406 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO)) {
e4b36699 407 limit = &intel_limits_g4x_sdvo;
0206e353 408 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
e4b36699 409 limit = &intel_limits_g4x_display_port;
044c7c41 410 } else /* The option is for other outputs */
e4b36699 411 limit = &intel_limits_i9xx_sdvo;
044c7c41
ML		 412
413 return limit;
414}
415
1b894b59 416static const intel_limit_t *intel_limit(struct drm_crtc *crtc, int refclk)
79e53945
JB		 417{
418 struct drm_device *dev = crtc->dev;
419 const intel_limit_t *limit;
420
bad720ff 421 if (HAS_PCH_SPLIT(dev))
1b894b59 422 limit = intel_ironlake_limit(crtc, refclk);
2c07245f 423 else if (IS_G4X(dev)) {
044c7c41 424 limit = intel_g4x_limit(crtc);
f2b115e6 425 } else if (IS_PINEVIEW(dev)) {
2177832f 426 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
f2b115e6 427 limit = &intel_limits_pineview_lvds;
2177832f 428 else
f2b115e6 429 limit = &intel_limits_pineview_sdvo;
a6c45cf0
CW		 430 } else if (!IS_GEN2(dev)) {
431 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
432 limit = &intel_limits_i9xx_lvds;
433 else
434 limit = &intel_limits_i9xx_sdvo;
79e53945
JB		 435 } else {
436 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
e4b36699 437 limit = &intel_limits_i8xx_lvds;
79e53945 438 else
e4b36699 439 limit = &intel_limits_i8xx_dvo;
79e53945
JB		 440 }
441 return limit;
442}
443
f2b115e6
AJ		 444/* m1 is reserved as 0 in Pineview, n is a ring counter */
445static void pineview_clock(int refclk, intel_clock_t *clock)
79e53945 446{
2177832f
SL		 447 clock->m = clock->m2 + 2;
448 clock->p = clock->p1 * clock->p2;
449 clock->vco = refclk * clock->m / clock->n;
450 clock->dot = clock->vco / clock->p;
451}
452
453static void intel_clock(struct drm_device *dev, int refclk, intel_clock_t *clock)
454{
f2b115e6
AJ		 455 if (IS_PINEVIEW(dev)) {
456 pineview_clock(refclk, clock);
2177832f
SL		 457 return;
458 }
79e53945
JB		 459 clock->m = 5 * (clock->m1 + 2) + (clock->m2 + 2);
460 clock->p = clock->p1 * clock->p2;
461 clock->vco = refclk * clock->m / (clock->n + 2);
462 clock->dot = clock->vco / clock->p;
463}
464
79e53945
JB		 465/**
466 * Returns whether any output on the specified pipe is of the specified type
467 */
4ef69c7a 468bool intel_pipe_has_type(struct drm_crtc *crtc, int type)
79e53945 469{
4ef69c7a
CW		 470 struct drm_device *dev = crtc->dev;
471 struct drm_mode_config *mode_config = &dev->mode_config;
472 struct intel_encoder *encoder;
473
474 list_for_each_entry(encoder, &mode_config->encoder_list, base.head)
475 if (encoder->base.crtc == crtc && encoder->type == type)
476 return true;
477
478 return false;
79e53945
JB		 479}
480
7c04d1d9 481#define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0)
79e53945
JB		 482/**
483 * Returns whether the given set of divisors are valid for a given refclk with
484 * the given connectors.
485 */
486
1b894b59
CW		 487static bool intel_PLL_is_valid(struct drm_device *dev,
488 const intel_limit_t *limit,
489 const intel_clock_t *clock)
79e53945 490{
79e53945 491 if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1)
0206e353 492 INTELPllInvalid("p1 out of range\n");
79e53945 493 if (clock->p < limit->p.min || limit->p.max < clock->p)
0206e353 494 INTELPllInvalid("p out of range\n");
79e53945 495 if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2)
0206e353 496 INTELPllInvalid("m2 out of range\n");
79e53945 497 if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1)
0206e353 498 INTELPllInvalid("m1 out of range\n");
f2b115e6 499 if (clock->m1 <= clock->m2 && !IS_PINEVIEW(dev))
0206e353 500 INTELPllInvalid("m1 <= m2\n");
79e53945 501 if (clock->m < limit->m.min || limit->m.max < clock->m)
0206e353 502 INTELPllInvalid("m out of range\n");
79e53945 503 if (clock->n < limit->n.min || limit->n.max < clock->n)
0206e353 504 INTELPllInvalid("n out of range\n");
79e53945 505 if (clock->vco < limit->vco.min || limit->vco.max < clock->vco)
0206e353 506 INTELPllInvalid("vco out of range\n");
79e53945
JB		 507 /* XXX: We may need to be checking "Dot clock" depending on the multiplier,
508 * connector, etc., rather than just a single range.
509 */
510 if (clock->dot < limit->dot.min || limit->dot.max < clock->dot)
0206e353 511 INTELPllInvalid("dot out of range\n");
79e53945
JB		 512
513 return true;
514}
515
d4906093
ML		 516static bool
517intel_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
518 int target, int refclk, intel_clock_t *best_clock)
519
79e53945
JB		 520{
521 struct drm_device *dev = crtc->dev;
522 struct drm_i915_private *dev_priv = dev->dev_private;
523 intel_clock_t clock;
79e53945
JB		 524 int err = target;
525
bc5e5718 526 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
832cc28d 527 (I915_READ(LVDS)) != 0) {
79e53945
JB		 528 /*
529 * For LVDS, if the panel is on, just rely on its current
530 * settings for dual-channel. We haven't figured out how to
531 * reliably set up different single/dual channel state, if we
532 * even can.
533 */
534 if ((I915_READ(LVDS) & LVDS_CLKB_POWER_MASK) ==
535 LVDS_CLKB_POWER_UP)
536 clock.p2 = limit->p2.p2_fast;
537 else
538 clock.p2 = limit->p2.p2_slow;
539 } else {
540 if (target < limit->p2.dot_limit)
541 clock.p2 = limit->p2.p2_slow;
542 else
543 clock.p2 = limit->p2.p2_fast;
544 }
545
0206e353 546 memset(best_clock, 0, sizeof(*best_clock));
79e53945 547
42158660
ZY		 548 for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max;
549 clock.m1++) {
550 for (clock.m2 = limit->m2.min;
551 clock.m2 <= limit->m2.max; clock.m2++) {
f2b115e6
AJ		 552 /* m1 is always 0 in Pineview */
553 if (clock.m2 >= clock.m1 && !IS_PINEVIEW(dev))
42158660
ZY		 554 break;
555 for (clock.n = limit->n.min;
556 clock.n <= limit->n.max; clock.n++) {
557 for (clock.p1 = limit->p1.min;
558 clock.p1 <= limit->p1.max; clock.p1++) {
79e53945
JB		 559 int this_err;
560
2177832f 561 intel_clock(dev, refclk, &clock);
1b894b59
CW		 562 if (!intel_PLL_is_valid(dev, limit,
563 &clock))
79e53945
JB		 564 continue;
565
566 this_err = abs(clock.dot - target);
567 if (this_err < err) {
568 *best_clock = clock;
569 err = this_err;
570 }
571 }
572 }
573 }
574 }
575
576 return (err != target);
577}
578
d4906093
ML		 579static bool
580intel_g4x_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
581 int target, int refclk, intel_clock_t *best_clock)
582{
583 struct drm_device *dev = crtc->dev;
584 struct drm_i915_private *dev_priv = dev->dev_private;
585 intel_clock_t clock;
586 int max_n;
587 bool found;
6ba770dc
AJ		 588 /* approximately equals target * 0.00585 */
589 int err_most = (target >> 8) + (target >> 9);
d4906093
ML		 590 found = false;
591
592 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
4547668a
ZY		 593 int lvds_reg;
594
c619eed4 595 if (HAS_PCH_SPLIT(dev))
4547668a
ZY		 596 lvds_reg = PCH_LVDS;
597 else
598 lvds_reg = LVDS;
599 if ((I915_READ(lvds_reg) & LVDS_CLKB_POWER_MASK) ==
d4906093
ML		 600 LVDS_CLKB_POWER_UP)
601 clock.p2 = limit->p2.p2_fast;
602 else
603 clock.p2 = limit->p2.p2_slow;
604 } else {
605 if (target < limit->p2.dot_limit)
606 clock.p2 = limit->p2.p2_slow;
607 else
608 clock.p2 = limit->p2.p2_fast;
609 }
610
611 memset(best_clock, 0, sizeof(*best_clock));
612 max_n = limit->n.max;
f77f13e2 613 /* based on hardware requirement, prefer smaller n to precision */
d4906093 614 for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) {
f77f13e2 615 /* based on hardware requirement, prefere larger m1,m2 */
d4906093
ML		 616 for (clock.m1 = limit->m1.max;
617 clock.m1 >= limit->m1.min; clock.m1--) {
618 for (clock.m2 = limit->m2.max;
619 clock.m2 >= limit->m2.min; clock.m2--) {
620 for (clock.p1 = limit->p1.max;
621 clock.p1 >= limit->p1.min; clock.p1--) {
622 int this_err;
623
2177832f 624 intel_clock(dev, refclk, &clock);
1b894b59
CW		 625 if (!intel_PLL_is_valid(dev, limit,
626 &clock))
d4906093 627 continue;
1b894b59
CW		 628
629 this_err = abs(clock.dot - target);
d4906093
ML		 630 if (this_err < err_most) {
631 *best_clock = clock;
632 err_most = this_err;
633 max_n = clock.n;
634 found = true;
635 }
636 }
637 }
638 }
639 }
2c07245f
ZW		 640 return found;
641}
642
5eb08b69 643static bool
f2b115e6
AJ		 644intel_find_pll_ironlake_dp(const intel_limit_t *limit, struct drm_crtc *crtc,
645 int target, int refclk, intel_clock_t *best_clock)
5eb08b69
ZW		 646{
647 struct drm_device *dev = crtc->dev;
648 intel_clock_t clock;
4547668a 649
5eb08b69
ZW		 650 if (target < 200000) {
651 clock.n = 1;
652 clock.p1 = 2;
653 clock.p2 = 10;
654 clock.m1 = 12;
655 clock.m2 = 9;
656 } else {
657 clock.n = 2;
658 clock.p1 = 1;
659 clock.p2 = 10;
660 clock.m1 = 14;
661 clock.m2 = 8;
662 }
663 intel_clock(dev, refclk, &clock);
664 memcpy(best_clock, &clock, sizeof(intel_clock_t));
665 return true;
666}
667
a4fc5ed6
KP		 668/* DisplayPort has only two frequencies, 162MHz and 270MHz */
669static bool
670intel_find_pll_g4x_dp(const intel_limit_t *limit, struct drm_crtc *crtc,
671 int target, int refclk, intel_clock_t *best_clock)
672{
5eddb70b
CW		 673 intel_clock_t clock;
674 if (target < 200000) {
675 clock.p1 = 2;
676 clock.p2 = 10;
677 clock.n = 2;
678 clock.m1 = 23;
679 clock.m2 = 8;
680 } else {
681 clock.p1 = 1;
682 clock.p2 = 10;
683 clock.n = 1;
684 clock.m1 = 14;
685 clock.m2 = 2;
686 }
687 clock.m = 5 * (clock.m1 + 2) + (clock.m2 + 2);
688 clock.p = (clock.p1 * clock.p2);
689 clock.dot = 96000 * clock.m / (clock.n + 2) / clock.p;
690 clock.vco = 0;
691 memcpy(best_clock, &clock, sizeof(intel_clock_t));
692 return true;
a4fc5ed6
KP		 693}
694
9d0498a2
JB		 695/**
696 * intel_wait_for_vblank - wait for vblank on a given pipe
697 * @dev: drm device
698 * @pipe: pipe to wait for
699 *
700 * Wait for vblank to occur on a given pipe. Needed for various bits of
701 * mode setting code.
702 */
703void intel_wait_for_vblank(struct drm_device *dev, int pipe)
79e53945 704{
9d0498a2 705 struct drm_i915_private *dev_priv = dev->dev_private;
9db4a9c7 706 int pipestat_reg = PIPESTAT(pipe);
9d0498a2 707
300387c0
CW		 708 /* Clear existing vblank status. Note this will clear any other
709 * sticky status fields as well.
710 *
711 * This races with i915_driver_irq_handler() with the result
712 * that either function could miss a vblank event. Here it is not
713 * fatal, as we will either wait upon the next vblank interrupt or
714 * timeout. Generally speaking intel_wait_for_vblank() is only
715 * called during modeset at which time the GPU should be idle and
716 * should *not* be performing page flips and thus not waiting on
717 * vblanks...
718 * Currently, the result of us stealing a vblank from the irq
719 * handler is that a single frame will be skipped during swapbuffers.
720 */
721 I915_WRITE(pipestat_reg,
722 I915_READ(pipestat_reg) | PIPE_VBLANK_INTERRUPT_STATUS);
723
9d0498a2 724 /* Wait for vblank interrupt bit to set */
481b6af3
CW		 725 if (wait_for(I915_READ(pipestat_reg) &
726 PIPE_VBLANK_INTERRUPT_STATUS,
727 50))
9d0498a2
JB		 728 DRM_DEBUG_KMS("vblank wait timed out\n");
729}
730
ab7ad7f6
KP		 731/*
732 * intel_wait_for_pipe_off - wait for pipe to turn off
9d0498a2
JB		 733 * @dev: drm device
734 * @pipe: pipe to wait for
735 *
736 * After disabling a pipe, we can't wait for vblank in the usual way,
737 * spinning on the vblank interrupt status bit, since we won't actually
738 * see an interrupt when the pipe is disabled.
739 *
ab7ad7f6
KP		 740 * On Gen4 and above:
741 * wait for the pipe register state bit to turn off
742 *
743 * Otherwise:
744 * wait for the display line value to settle (it usually
745 * ends up stopping at the start of the next frame).
58e10eb9 746 *
9d0498a2 747 */
58e10eb9 748void intel_wait_for_pipe_off(struct drm_device *dev, int pipe)
9d0498a2
JB		 749{
750 struct drm_i915_private *dev_priv = dev->dev_private;
ab7ad7f6
KP		 751
752 if (INTEL_INFO(dev)->gen >= 4) {
58e10eb9 753 int reg = PIPECONF(pipe);
ab7ad7f6
KP		 754
755 /* Wait for the Pipe State to go off */
58e10eb9
CW		 756 if (wait_for((I915_READ(reg) & I965_PIPECONF_ACTIVE) == 0,
757 100))
ab7ad7f6
KP		 758 DRM_DEBUG_KMS("pipe_off wait timed out\n");
759 } else {
760 u32 last_line;
58e10eb9 761 int reg = PIPEDSL(pipe);
ab7ad7f6
KP		 762 unsigned long timeout = jiffies + msecs_to_jiffies(100);
763
764 /* Wait for the display line to settle */
765 do {
58e10eb9 766 last_line = I915_READ(reg) & DSL_LINEMASK;
ab7ad7f6 767 mdelay(5);
58e10eb9 768 } while (((I915_READ(reg) & DSL_LINEMASK) != last_line) &&
ab7ad7f6
KP		 769 time_after(timeout, jiffies));
770 if (time_after(jiffies, timeout))
771 DRM_DEBUG_KMS("pipe_off wait timed out\n");
772 }
79e53945
JB		 773}
774
b24e7179
JB		 775static const char *state_string(bool enabled)
776{
777 return enabled ? "on" : "off";
778}
779
780/* Only for pre-ILK configs */
781static void assert_pll(struct drm_i915_private *dev_priv,
782 enum pipe pipe, bool state)
783{
784 int reg;
785 u32 val;
786 bool cur_state;
787
788 reg = DPLL(pipe);
789 val = I915_READ(reg);
790 cur_state = !!(val & DPLL_VCO_ENABLE);
791 WARN(cur_state != state,
792 "PLL state assertion failure (expected %s, current %s)\n",
793 state_string(state), state_string(cur_state));
794}
795#define assert_pll_enabled(d, p) assert_pll(d, p, true)
796#define assert_pll_disabled(d, p) assert_pll(d, p, false)
797
040484af
JB		 798/* For ILK+ */
799static void assert_pch_pll(struct drm_i915_private *dev_priv,
800 enum pipe pipe, bool state)
801{
802 int reg;
803 u32 val;
804 bool cur_state;
805
806 reg = PCH_DPLL(pipe);
807 val = I915_READ(reg);
808 cur_state = !!(val & DPLL_VCO_ENABLE);
809 WARN(cur_state != state,
810 "PCH PLL state assertion failure (expected %s, current %s)\n",
811 state_string(state), state_string(cur_state));
812}
813#define assert_pch_pll_enabled(d, p) assert_pch_pll(d, p, true)
814#define assert_pch_pll_disabled(d, p) assert_pch_pll(d, p, false)
815
816static void assert_fdi_tx(struct drm_i915_private *dev_priv,
817 enum pipe pipe, bool state)
818{
819 int reg;
820 u32 val;
821 bool cur_state;
822
823 reg = FDI_TX_CTL(pipe);
824 val = I915_READ(reg);
825 cur_state = !!(val & FDI_TX_ENABLE);
826 WARN(cur_state != state,
827 "FDI TX state assertion failure (expected %s, current %s)\n",
828 state_string(state), state_string(cur_state));
829}
830#define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true)
831#define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false)
832
833static void assert_fdi_rx(struct drm_i915_private *dev_priv,
834 enum pipe pipe, bool state)
835{
836 int reg;
837 u32 val;
838 bool cur_state;
839
840 reg = FDI_RX_CTL(pipe);
841 val = I915_READ(reg);
842 cur_state = !!(val & FDI_RX_ENABLE);
843 WARN(cur_state != state,
844 "FDI RX state assertion failure (expected %s, current %s)\n",
845 state_string(state), state_string(cur_state));
846}
847#define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true)
848#define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false)
849
850static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv,
851 enum pipe pipe)
852{
853 int reg;
854 u32 val;
855
856 /* ILK FDI PLL is always enabled */
857 if (dev_priv->info->gen == 5)
858 return;
859
860 reg = FDI_TX_CTL(pipe);
861 val = I915_READ(reg);
862 WARN(!(val & FDI_TX_PLL_ENABLE), "FDI TX PLL assertion failure, should be active but is disabled\n");
863}
864
865static void assert_fdi_rx_pll_enabled(struct drm_i915_private *dev_priv,
866 enum pipe pipe)
867{
868 int reg;
869 u32 val;
870
871 reg = FDI_RX_CTL(pipe);
872 val = I915_READ(reg);
873 WARN(!(val & FDI_RX_PLL_ENABLE), "FDI RX PLL assertion failure, should be active but is disabled\n");
874}
875
ea0760cf
JB		 876static void assert_panel_unlocked(struct drm_i915_private *dev_priv,
877 enum pipe pipe)
878{
879 int pp_reg, lvds_reg;
880 u32 val;
881 enum pipe panel_pipe = PIPE_A;
0de3b485 882 bool locked = true;
ea0760cf
JB		 883
884 if (HAS_PCH_SPLIT(dev_priv->dev)) {
885 pp_reg = PCH_PP_CONTROL;
886 lvds_reg = PCH_LVDS;
887 } else {
888 pp_reg = PP_CONTROL;
889 lvds_reg = LVDS;
890 }
891
892 val = I915_READ(pp_reg);
893 if (!(val & PANEL_POWER_ON) ||
894 ((val & PANEL_UNLOCK_REGS) == PANEL_UNLOCK_REGS))
895 locked = false;
896
897 if (I915_READ(lvds_reg) & LVDS_PIPEB_SELECT)
898 panel_pipe = PIPE_B;
899
900 WARN(panel_pipe == pipe && locked,
901 "panel assertion failure, pipe %c regs locked\n",
9db4a9c7 902 pipe_name(pipe));
ea0760cf
JB		 903}
904
63d7bbe9
JB		 905static void assert_pipe(struct drm_i915_private *dev_priv,
906 enum pipe pipe, bool state)
b24e7179
JB		 907{
908 int reg;
909 u32 val;
63d7bbe9 910 bool cur_state;
b24e7179
JB		 911
912 reg = PIPECONF(pipe);
913 val = I915_READ(reg);
63d7bbe9
JB		 914 cur_state = !!(val & PIPECONF_ENABLE);
915 WARN(cur_state != state,
916 "pipe %c assertion failure (expected %s, current %s)\n",
9db4a9c7 917 pipe_name(pipe), state_string(state), state_string(cur_state));
b24e7179 918}
63d7bbe9
JB		 919#define assert_pipe_enabled(d, p) assert_pipe(d, p, true)
920#define assert_pipe_disabled(d, p) assert_pipe(d, p, false)
b24e7179
JB		 921
922static void assert_plane_enabled(struct drm_i915_private *dev_priv,
923 enum plane plane)
924{
925 int reg;
926 u32 val;
927
928 reg = DSPCNTR(plane);
929 val = I915_READ(reg);
930 WARN(!(val & DISPLAY_PLANE_ENABLE),
931 "plane %c assertion failure, should be active but is disabled\n",
9db4a9c7 932 plane_name(plane));
b24e7179
JB		 933}
934
935static void assert_planes_disabled(struct drm_i915_private *dev_priv,
936 enum pipe pipe)
937{
938 int reg, i;
939 u32 val;
940 int cur_pipe;
941
19ec1358
JB		 942 /* Planes are fixed to pipes on ILK+ */
943 if (HAS_PCH_SPLIT(dev_priv->dev))
944 return;
945
b24e7179
JB		 946 /* Need to check both planes against the pipe */
947 for (i = 0; i < 2; i++) {
948 reg = DSPCNTR(i);
949 val = I915_READ(reg);
950 cur_pipe = (val & DISPPLANE_SEL_PIPE_MASK) >>
951 DISPPLANE_SEL_PIPE_SHIFT;
952 WARN((val & DISPLAY_PLANE_ENABLE) && pipe == cur_pipe,
9db4a9c7
JB		 953 "plane %c assertion failure, should be off on pipe %c but is still active\n",
954 plane_name(i), pipe_name(pipe));
b24e7179
JB		 955 }
956}
957
92f2584a
JB		 958static void assert_pch_refclk_enabled(struct drm_i915_private *dev_priv)
959{
960 u32 val;
961 bool enabled;
962
963 val = I915_READ(PCH_DREF_CONTROL);
964 enabled = !!(val & (DREF_SSC_SOURCE_MASK | DREF_NONSPREAD_SOURCE_MASK |
965 DREF_SUPERSPREAD_SOURCE_MASK));
966 WARN(!enabled, "PCH refclk assertion failure, should be active but is disabled\n");
967}
968
969static void assert_transcoder_disabled(struct drm_i915_private *dev_priv,
970 enum pipe pipe)
971{
972 int reg;
973 u32 val;
974 bool enabled;
975
976 reg = TRANSCONF(pipe);
977 val = I915_READ(reg);
978 enabled = !!(val & TRANS_ENABLE);
9db4a9c7
JB		 979 WARN(enabled,
980 "transcoder assertion failed, should be off on pipe %c but is still active\n",
981 pipe_name(pipe));
92f2584a
JB		 982}
983
4e634389
KP		 984static bool dp_pipe_enabled(struct drm_i915_private *dev_priv,
985 enum pipe pipe, u32 port_sel, u32 val)
f0575e92
KP		 986{
987 if ((val & DP_PORT_EN) == 0)
988 return false;
989
990 if (HAS_PCH_CPT(dev_priv->dev)) {
991 u32 trans_dp_ctl_reg = TRANS_DP_CTL(pipe);
992 u32 trans_dp_ctl = I915_READ(trans_dp_ctl_reg);
993 if ((trans_dp_ctl & TRANS_DP_PORT_SEL_MASK) != port_sel)
994 return false;
995 } else {
996 if ((val & DP_PIPE_MASK) != (pipe << 30))
997 return false;
998 }
999 return true;
1000}
1001
1519b995
KP		 1002static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv,
1003 enum pipe pipe, u32 val)
1004{
1005 if ((val & PORT_ENABLE) == 0)
1006 return false;
1007
1008 if (HAS_PCH_CPT(dev_priv->dev)) {
1009 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1010 return false;
1011 } else {
1012 if ((val & TRANSCODER_MASK) != TRANSCODER(pipe))
1013 return false;
1014 }
1015 return true;
1016}
1017
1018static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv,
1019 enum pipe pipe, u32 val)
1020{
1021 if ((val & LVDS_PORT_EN) == 0)
1022 return false;
1023
1024 if (HAS_PCH_CPT(dev_priv->dev)) {
1025 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1026 return false;
1027 } else {
1028 if ((val & LVDS_PIPE_MASK) != LVDS_PIPE(pipe))
1029 return false;
1030 }
1031 return true;
1032}
1033
1034static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv,
1035 enum pipe pipe, u32 val)
1036{
1037 if ((val & ADPA_DAC_ENABLE) == 0)
1038 return false;
1039 if (HAS_PCH_CPT(dev_priv->dev)) {
1040 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1041 return false;
1042 } else {
1043 if ((val & ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe))
1044 return false;
1045 }
1046 return true;
1047}
1048
291906f1 1049static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv,
f0575e92 1050 enum pipe pipe, int reg, u32 port_sel)
291906f1 1051{
47a05eca 1052 u32 val = I915_READ(reg);
4e634389 1053 WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val),
291906f1 1054 "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n",
9db4a9c7 1055 reg, pipe_name(pipe));
291906f1
JB		 1056}
1057
1058static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv,
1059 enum pipe pipe, int reg)
1060{
47a05eca 1061 u32 val = I915_READ(reg);
1519b995 1062 WARN(hdmi_pipe_enabled(dev_priv, val, pipe),
291906f1 1063 "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n",
9db4a9c7 1064 reg, pipe_name(pipe));
291906f1
JB		 1065}
1066
1067static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv,
1068 enum pipe pipe)
1069{
1070 int reg;
1071 u32 val;
291906f1 1072
f0575e92
KP		 1073 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B);
1074 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C);
1075 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D);
291906f1
JB		 1076
1077 reg = PCH_ADPA;
1078 val = I915_READ(reg);
1519b995 1079 WARN(adpa_pipe_enabled(dev_priv, val, pipe),
291906f1 1080 "PCH VGA enabled on transcoder %c, should be disabled\n",
9db4a9c7 1081 pipe_name(pipe));
291906f1
JB		 1082
1083 reg = PCH_LVDS;
1084 val = I915_READ(reg);
1519b995 1085 WARN(lvds_pipe_enabled(dev_priv, val, pipe),
291906f1 1086 "PCH LVDS enabled on transcoder %c, should be disabled\n",
9db4a9c7 1087 pipe_name(pipe));
291906f1
JB		 1088
1089 assert_pch_hdmi_disabled(dev_priv, pipe, HDMIB);
1090 assert_pch_hdmi_disabled(dev_priv, pipe, HDMIC);
1091 assert_pch_hdmi_disabled(dev_priv, pipe, HDMID);
1092}
1093
63d7bbe9
JB		 1094/**
1095 * intel_enable_pll - enable a PLL
1096 * @dev_priv: i915 private structure
1097 * @pipe: pipe PLL to enable
1098 *
1099 * Enable @pipe's PLL so we can start pumping pixels from a plane. Check to
1100 * make sure the PLL reg is writable first though, since the panel write
1101 * protect mechanism may be enabled.
1102 *
1103 * Note! This is for pre-ILK only.
1104 */
1105static void intel_enable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
1106{
1107 int reg;
1108 u32 val;
1109
1110 /* No really, not for ILK+ */
1111 BUG_ON(dev_priv->info->gen >= 5);
1112
1113 /* PLL is protected by panel, make sure we can write it */
1114 if (IS_MOBILE(dev_priv->dev) && !IS_I830(dev_priv->dev))
1115 assert_panel_unlocked(dev_priv, pipe);
1116
1117 reg = DPLL(pipe);
1118 val = I915_READ(reg);
1119 val |= DPLL_VCO_ENABLE;
1120
1121 /* We do this three times for luck */
1122 I915_WRITE(reg, val);
1123 POSTING_READ(reg);
1124 udelay(150); /* wait for warmup */
1125 I915_WRITE(reg, val);
1126 POSTING_READ(reg);
1127 udelay(150); /* wait for warmup */
1128 I915_WRITE(reg, val);
1129 POSTING_READ(reg);
1130 udelay(150); /* wait for warmup */
1131}
1132
1133/**
1134 * intel_disable_pll - disable a PLL
1135 * @dev_priv: i915 private structure
1136 * @pipe: pipe PLL to disable
1137 *
1138 * Disable the PLL for @pipe, making sure the pipe is off first.
1139 *
1140 * Note! This is for pre-ILK only.
1141 */
1142static void intel_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
1143{
1144 int reg;
1145 u32 val;
1146
1147 /* Don't disable pipe A or pipe A PLLs if needed */
1148 if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE))
1149 return;
1150
1151 /* Make sure the pipe isn't still relying on us */
1152 assert_pipe_disabled(dev_priv, pipe);
1153
1154 reg = DPLL(pipe);
1155 val = I915_READ(reg);
1156 val &= ~DPLL_VCO_ENABLE;
1157 I915_WRITE(reg, val);
1158 POSTING_READ(reg);
1159}
1160
92f2584a
JB		 1161/**
1162 * intel_enable_pch_pll - enable PCH PLL
1163 * @dev_priv: i915 private structure
1164 * @pipe: pipe PLL to enable
1165 *
1166 * The PCH PLL needs to be enabled before the PCH transcoder, since it
1167 * drives the transcoder clock.
1168 */
1169static void intel_enable_pch_pll(struct drm_i915_private *dev_priv,
1170 enum pipe pipe)
1171{
1172 int reg;
1173 u32 val;
1174
4c609cb8
JB		 1175 if (pipe > 1)
1176 return;
1177
92f2584a
JB		 1178 /* PCH only available on ILK+ */
1179 BUG_ON(dev_priv->info->gen < 5);
1180
1181 /* PCH refclock must be enabled first */
1182 assert_pch_refclk_enabled(dev_priv);
1183
1184 reg = PCH_DPLL(pipe);
1185 val = I915_READ(reg);
1186 val |= DPLL_VCO_ENABLE;
1187 I915_WRITE(reg, val);
1188 POSTING_READ(reg);
1189 udelay(200);
1190}
1191
1192static void intel_disable_pch_pll(struct drm_i915_private *dev_priv,
1193 enum pipe pipe)
1194{
1195 int reg;
1196 u32 val;
1197
4c609cb8
JB		 1198 if (pipe > 1)
1199 return;
1200
92f2584a
JB		 1201 /* PCH only available on ILK+ */
1202 BUG_ON(dev_priv->info->gen < 5);
1203
1204 /* Make sure transcoder isn't still depending on us */
1205 assert_transcoder_disabled(dev_priv, pipe);
1206
1207 reg = PCH_DPLL(pipe);
1208 val = I915_READ(reg);
1209 val &= ~DPLL_VCO_ENABLE;
1210 I915_WRITE(reg, val);
1211 POSTING_READ(reg);
1212 udelay(200);
1213}
1214
040484af
JB		 1215static void intel_enable_transcoder(struct drm_i915_private *dev_priv,
1216 enum pipe pipe)
1217{
1218 int reg;
1219 u32 val;
1220
1221 /* PCH only available on ILK+ */
1222 BUG_ON(dev_priv->info->gen < 5);
1223
1224 /* Make sure PCH DPLL is enabled */
1225 assert_pch_pll_enabled(dev_priv, pipe);
1226
1227 /* FDI must be feeding us bits for PCH ports */
1228 assert_fdi_tx_enabled(dev_priv, pipe);
1229 assert_fdi_rx_enabled(dev_priv, pipe);
1230
1231 reg = TRANSCONF(pipe);
1232 val = I915_READ(reg);
e9bcff5c
JB		 1233
1234 if (HAS_PCH_IBX(dev_priv->dev)) {
1235 /*
1236 * make the BPC in transcoder be consistent with
1237 * that in pipeconf reg.
1238 */
1239 val &= ~PIPE_BPC_MASK;
1240 val |= I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK;
1241 }
040484af
JB		 1242 I915_WRITE(reg, val | TRANS_ENABLE);
1243 if (wait_for(I915_READ(reg) & TRANS_STATE_ENABLE, 100))
1244 DRM_ERROR("failed to enable transcoder %d\n", pipe);
1245}
1246
1247static void intel_disable_transcoder(struct drm_i915_private *dev_priv,
1248 enum pipe pipe)
1249{
1250 int reg;
1251 u32 val;
1252
1253 /* FDI relies on the transcoder */
1254 assert_fdi_tx_disabled(dev_priv, pipe);
1255 assert_fdi_rx_disabled(dev_priv, pipe);
1256
291906f1
JB		 1257 /* Ports must be off as well */
1258 assert_pch_ports_disabled(dev_priv, pipe);
1259
040484af
JB		 1260 reg = TRANSCONF(pipe);
1261 val = I915_READ(reg);
1262 val &= ~TRANS_ENABLE;
1263 I915_WRITE(reg, val);
1264 /* wait for PCH transcoder off, transcoder state */
1265 if (wait_for((I915_READ(reg) & TRANS_STATE_ENABLE) == 0, 50))
1266 DRM_ERROR("failed to disable transcoder\n");
1267}
1268
b24e7179 1269/**
309cfea8 1270 * intel_enable_pipe - enable a pipe, asserting requirements
b24e7179
JB		 1271 * @dev_priv: i915 private structure
1272 * @pipe: pipe to enable
040484af 1273 * @pch_port: on ILK+, is this pipe driving a PCH port or not
b24e7179
JB		 1274 *
1275 * Enable @pipe, making sure that various hardware specific requirements
1276 * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc.
1277 *
1278 * @pipe should be %PIPE_A or %PIPE_B.
1279 *
1280 * Will wait until the pipe is actually running (i.e. first vblank) before
1281 * returning.
1282 */
040484af
JB		 1283static void intel_enable_pipe(struct drm_i915_private *dev_priv, enum pipe pipe,
1284 bool pch_port)
b24e7179
JB		 1285{
1286 int reg;
1287 u32 val;
1288
1289 /*
1290 * A pipe without a PLL won't actually be able to drive bits from
1291 * a plane. On ILK+ the pipe PLLs are integrated, so we don't
1292 * need the check.
1293 */
1294 if (!HAS_PCH_SPLIT(dev_priv->dev))
1295 assert_pll_enabled(dev_priv, pipe);
040484af
JB		 1296 else {
1297 if (pch_port) {
1298 /* if driving the PCH, we need FDI enabled */
1299 assert_fdi_rx_pll_enabled(dev_priv, pipe);
1300 assert_fdi_tx_pll_enabled(dev_priv, pipe);
1301 }
1302 /* FIXME: assert CPU port conditions for SNB+ */
1303 }
b24e7179
JB		 1304
1305 reg = PIPECONF(pipe);
1306 val = I915_READ(reg);
00d70b15
CW		 1307 if (val & PIPECONF_ENABLE)
1308 return;
1309
1310 I915_WRITE(reg, val | PIPECONF_ENABLE);
b24e7179
JB		 1311 intel_wait_for_vblank(dev_priv->dev, pipe);
1312}
1313
1314/**
309cfea8 1315 * intel_disable_pipe - disable a pipe, asserting requirements
b24e7179
JB		 1316 * @dev_priv: i915 private structure
1317 * @pipe: pipe to disable
1318 *
1319 * Disable @pipe, making sure that various hardware specific requirements
1320 * are met, if applicable, e.g. plane disabled, panel fitter off, etc.
1321 *
1322 * @pipe should be %PIPE_A or %PIPE_B.
1323 *
1324 * Will wait until the pipe has shut down before returning.
1325 */
1326static void intel_disable_pipe(struct drm_i915_private *dev_priv,
1327 enum pipe pipe)
1328{
1329 int reg;
1330 u32 val;
1331
1332 /*
1333 * Make sure planes won't keep trying to pump pixels to us,
1334 * or we might hang the display.
1335 */
1336 assert_planes_disabled(dev_priv, pipe);
1337
1338 /* Don't disable pipe A or pipe A PLLs if needed */
1339 if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE))
1340 return;
1341
1342 reg = PIPECONF(pipe);
1343 val = I915_READ(reg);
00d70b15
CW		 1344 if ((val & PIPECONF_ENABLE) == 0)
1345 return;
1346
1347 I915_WRITE(reg, val & ~PIPECONF_ENABLE);
b24e7179
JB		 1348 intel_wait_for_pipe_off(dev_priv->dev, pipe);
1349}
1350
d74362c9
KP		 1351/*
1352 * Plane regs are double buffered, going from enabled->disabled needs a
1353 * trigger in order to latch. The display address reg provides this.
1354 */
1355static void intel_flush_display_plane(struct drm_i915_private *dev_priv,
1356 enum plane plane)
1357{
1358 I915_WRITE(DSPADDR(plane), I915_READ(DSPADDR(plane)));
1359 I915_WRITE(DSPSURF(plane), I915_READ(DSPSURF(plane)));
1360}
1361
b24e7179
JB		 1362/**
1363 * intel_enable_plane - enable a display plane on a given pipe
1364 * @dev_priv: i915 private structure
1365 * @plane: plane to enable
1366 * @pipe: pipe being fed
1367 *
1368 * Enable @plane on @pipe, making sure that @pipe is running first.
1369 */
1370static void intel_enable_plane(struct drm_i915_private *dev_priv,
1371 enum plane plane, enum pipe pipe)
1372{
1373 int reg;
1374 u32 val;
1375
1376 /* If the pipe isn't enabled, we can't pump pixels and may hang */
1377 assert_pipe_enabled(dev_priv, pipe);
1378
1379 reg = DSPCNTR(plane);
1380 val = I915_READ(reg);
00d70b15
CW		 1381 if (val & DISPLAY_PLANE_ENABLE)
1382 return;
1383
1384 I915_WRITE(reg, val | DISPLAY_PLANE_ENABLE);
d74362c9 1385 intel_flush_display_plane(dev_priv, plane);
b24e7179
JB		 1386 intel_wait_for_vblank(dev_priv->dev, pipe);
1387}
1388
b24e7179
JB		 1389/**
1390 * intel_disable_plane - disable a display plane
1391 * @dev_priv: i915 private structure
1392 * @plane: plane to disable
1393 * @pipe: pipe consuming the data
1394 *
1395 * Disable @plane; should be an independent operation.
1396 */
1397static void intel_disable_plane(struct drm_i915_private *dev_priv,
1398 enum plane plane, enum pipe pipe)
1399{
1400 int reg;
1401 u32 val;
1402
1403 reg = DSPCNTR(plane);
1404 val = I915_READ(reg);
00d70b15
CW		 1405 if ((val & DISPLAY_PLANE_ENABLE) == 0)
1406 return;
1407
1408 I915_WRITE(reg, val & ~DISPLAY_PLANE_ENABLE);
b24e7179
JB		 1409 intel_flush_display_plane(dev_priv, plane);
1410 intel_wait_for_vblank(dev_priv->dev, pipe);
1411}
1412
47a05eca 1413static void disable_pch_dp(struct drm_i915_private *dev_priv,
f0575e92 1414 enum pipe pipe, int reg, u32 port_sel)
47a05eca
JB		 1415{
1416 u32 val = I915_READ(reg);
4e634389 1417 if (dp_pipe_enabled(dev_priv, pipe, port_sel, val)) {
f0575e92 1418 DRM_DEBUG_KMS("Disabling pch dp %x on pipe %d\n", reg, pipe);
47a05eca 1419 I915_WRITE(reg, val & ~DP_PORT_EN);
f0575e92 1420 }
47a05eca
JB		 1421}
1422
1423static void disable_pch_hdmi(struct drm_i915_private *dev_priv,
1424 enum pipe pipe, int reg)
1425{
1426 u32 val = I915_READ(reg);
1519b995 1427 if (hdmi_pipe_enabled(dev_priv, val, pipe)) {
f0575e92
KP		 1428 DRM_DEBUG_KMS("Disabling pch HDMI %x on pipe %d\n",
1429 reg, pipe);
47a05eca 1430 I915_WRITE(reg, val & ~PORT_ENABLE);
f0575e92 1431 }
47a05eca
JB		 1432}
1433
1434/* Disable any ports connected to this transcoder */
1435static void intel_disable_pch_ports(struct drm_i915_private *dev_priv,
1436 enum pipe pipe)
1437{
1438 u32 reg, val;
1439
1440 val = I915_READ(PCH_PP_CONTROL);
1441 I915_WRITE(PCH_PP_CONTROL, val | PANEL_UNLOCK_REGS);
1442
f0575e92
KP		 1443 disable_pch_dp(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B);
1444 disable_pch_dp(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C);
1445 disable_pch_dp(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D);
47a05eca
JB		 1446
1447 reg = PCH_ADPA;
1448 val = I915_READ(reg);
1519b995 1449 if (adpa_pipe_enabled(dev_priv, val, pipe))
47a05eca
JB		 1450 I915_WRITE(reg, val & ~ADPA_DAC_ENABLE);
1451
1452 reg = PCH_LVDS;
1453 val = I915_READ(reg);
1519b995
KP		 1454 if (lvds_pipe_enabled(dev_priv, val, pipe)) {
1455 DRM_DEBUG_KMS("disable lvds on pipe %d val 0x%08x\n", pipe, val);
47a05eca
JB		 1456 I915_WRITE(reg, val & ~LVDS_PORT_EN);
1457 POSTING_READ(reg);
1458 udelay(100);
1459 }
1460
1461 disable_pch_hdmi(dev_priv, pipe, HDMIB);
1462 disable_pch_hdmi(dev_priv, pipe, HDMIC);
1463 disable_pch_hdmi(dev_priv, pipe, HDMID);
1464}
1465
43a9539f
CW		 1466static void i8xx_disable_fbc(struct drm_device *dev)
1467{
1468 struct drm_i915_private *dev_priv = dev->dev_private;
1469 u32 fbc_ctl;
1470
1471 /* Disable compression */
1472 fbc_ctl = I915_READ(FBC_CONTROL);
1473 if ((fbc_ctl & FBC_CTL_EN) == 0)
1474 return;
1475
1476 fbc_ctl &= ~FBC_CTL_EN;
1477 I915_WRITE(FBC_CONTROL, fbc_ctl);
1478
1479 /* Wait for compressing bit to clear */
1480 if (wait_for((I915_READ(FBC_STATUS) & FBC_STAT_COMPRESSING) == 0, 10)) {
1481 DRM_DEBUG_KMS("FBC idle timed out\n");
1482 return;
1483 }
1484
1485 DRM_DEBUG_KMS("disabled FBC\n");
1486}
1487
80824003
JB		 1488static void i8xx_enable_fbc(struct drm_crtc *crtc, unsigned long interval)
1489{
1490 struct drm_device *dev = crtc->dev;
1491 struct drm_i915_private *dev_priv = dev->dev_private;
1492 struct drm_framebuffer *fb = crtc->fb;
1493 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
05394f39 1494 struct drm_i915_gem_object *obj = intel_fb->obj;
80824003 1495 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
016b9b61 1496 int cfb_pitch;
80824003
JB		 1497 int plane, i;
1498 u32 fbc_ctl, fbc_ctl2;
1499
016b9b61
CW		 1500 cfb_pitch = dev_priv->cfb_size / FBC_LL_SIZE;
1501 if (fb->pitch < cfb_pitch)
1502 cfb_pitch = fb->pitch;
80824003
JB		 1503
1504 /* FBC_CTL wants 64B units */
016b9b61
CW		 1505 cfb_pitch = (cfb_pitch / 64) - 1;
1506 plane = intel_crtc->plane == 0 ? FBC_CTL_PLANEA : FBC_CTL_PLANEB;
80824003
JB		 1507
1508 /* Clear old tags */
1509 for (i = 0; i < (FBC_LL_SIZE / 32) + 1; i++)
1510 I915_WRITE(FBC_TAG + (i * 4), 0);
1511
1512 /* Set it up... */
de568510
CW		 1513 fbc_ctl2 = FBC_CTL_FENCE_DBL | FBC_CTL_IDLE_IMM | FBC_CTL_CPU_FENCE;
1514 fbc_ctl2 |= plane;
80824003
JB		 1515 I915_WRITE(FBC_CONTROL2, fbc_ctl2);
1516 I915_WRITE(FBC_FENCE_OFF, crtc->y);
1517
1518 /* enable it... */
1519 fbc_ctl = FBC_CTL_EN | FBC_CTL_PERIODIC;
ee25df2b 1520 if (IS_I945GM(dev))
49677901 1521 fbc_ctl |= FBC_CTL_C3_IDLE; /* 945 needs special SR handling */
016b9b61 1522 fbc_ctl |= (cfb_pitch & 0xff) << FBC_CTL_STRIDE_SHIFT;
80824003 1523 fbc_ctl |= (interval & 0x2fff) << FBC_CTL_INTERVAL_SHIFT;
016b9b61 1524 fbc_ctl |= obj->fence_reg;
80824003
JB		 1525 I915_WRITE(FBC_CONTROL, fbc_ctl);
1526
016b9b61
CW		 1527 DRM_DEBUG_KMS("enabled FBC, pitch %d, yoff %d, plane %d, ",
1528 cfb_pitch, crtc->y, intel_crtc->plane);
80824003
JB		 1529}
1530
ee5382ae 1531static bool i8xx_fbc_enabled(struct drm_device *dev)
80824003 1532{
80824003
JB		 1533 struct drm_i915_private *dev_priv = dev->dev_private;
1534
1535 return I915_READ(FBC_CONTROL) & FBC_CTL_EN;
1536}
1537
74dff282
JB		 1538static void g4x_enable_fbc(struct drm_crtc *crtc, unsigned long interval)
1539{
1540 struct drm_device *dev = crtc->dev;
1541 struct drm_i915_private *dev_priv = dev->dev_private;
1542 struct drm_framebuffer *fb = crtc->fb;
1543 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
05394f39 1544 struct drm_i915_gem_object *obj = intel_fb->obj;
74dff282 1545 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5eddb70b 1546 int plane = intel_crtc->plane == 0 ? DPFC_CTL_PLANEA : DPFC_CTL_PLANEB;
74dff282
JB		 1547 unsigned long stall_watermark = 200;
1548 u32 dpfc_ctl;
1549
74dff282 1550 dpfc_ctl = plane | DPFC_SR_EN | DPFC_CTL_LIMIT_1X;
016b9b61 1551 dpfc_ctl |= DPFC_CTL_FENCE_EN | obj->fence_reg;
de568510 1552 I915_WRITE(DPFC_CHICKEN, DPFC_HT_MODIFY);
74dff282 1553
74dff282
JB		 1554 I915_WRITE(DPFC_RECOMP_CTL, DPFC_RECOMP_STALL_EN |
1555 (stall_watermark << DPFC_RECOMP_STALL_WM_SHIFT) |
1556 (interval << DPFC_RECOMP_TIMER_COUNT_SHIFT));
1557 I915_WRITE(DPFC_FENCE_YOFF, crtc->y);
1558
1559 /* enable it... */
1560 I915_WRITE(DPFC_CONTROL, I915_READ(DPFC_CONTROL) | DPFC_CTL_EN);
1561
28c97730 1562 DRM_DEBUG_KMS("enabled fbc on plane %d\n", intel_crtc->plane);
74dff282
JB		 1563}
1564
43a9539f 1565static void g4x_disable_fbc(struct drm_device *dev)
74dff282
JB		 1566{
1567 struct drm_i915_private *dev_priv = dev->dev_private;
1568 u32 dpfc_ctl;
1569
1570 /* Disable compression */
1571 dpfc_ctl = I915_READ(DPFC_CONTROL);
bed4a673
CW		 1572 if (dpfc_ctl & DPFC_CTL_EN) {
1573 dpfc_ctl &= ~DPFC_CTL_EN;
1574 I915_WRITE(DPFC_CONTROL, dpfc_ctl);
74dff282 1575
bed4a673
CW		 1576 DRM_DEBUG_KMS("disabled FBC\n");
1577 }
74dff282
JB		 1578}
1579
ee5382ae 1580static bool g4x_fbc_enabled(struct drm_device *dev)
74dff282 1581{
74dff282
JB		 1582 struct drm_i915_private *dev_priv = dev->dev_private;
1583
1584 return I915_READ(DPFC_CONTROL) & DPFC_CTL_EN;
1585}
1586
4efe0708
JB		 1587static void sandybridge_blit_fbc_update(struct drm_device *dev)
1588{
1589 struct drm_i915_private *dev_priv = dev->dev_private;
1590 u32 blt_ecoskpd;
1591
1592 /* Make sure blitter notifies FBC of writes */
fcca7926 1593 gen6_gt_force_wake_get(dev_priv);
4efe0708
JB		 1594 blt_ecoskpd = I915_READ(GEN6_BLITTER_ECOSKPD);
1595 blt_ecoskpd |= GEN6_BLITTER_FBC_NOTIFY <<
1596 GEN6_BLITTER_LOCK_SHIFT;
1597 I915_WRITE(GEN6_BLITTER_ECOSKPD, blt_ecoskpd);
1598 blt_ecoskpd |= GEN6_BLITTER_FBC_NOTIFY;
1599 I915_WRITE(GEN6_BLITTER_ECOSKPD, blt_ecoskpd);
1600 blt_ecoskpd &= ~(GEN6_BLITTER_FBC_NOTIFY <<
1601 GEN6_BLITTER_LOCK_SHIFT);
1602 I915_WRITE(GEN6_BLITTER_ECOSKPD, blt_ecoskpd);
1603 POSTING_READ(GEN6_BLITTER_ECOSKPD);
fcca7926 1604 gen6_gt_force_wake_put(dev_priv);
4efe0708
JB		 1605}
1606
b52eb4dc
ZY		 1607static void ironlake_enable_fbc(struct drm_crtc *crtc, unsigned long interval)
1608{
1609 struct drm_device *dev = crtc->dev;
1610 struct drm_i915_private *dev_priv = dev->dev_private;
1611 struct drm_framebuffer *fb = crtc->fb;
1612 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
05394f39 1613 struct drm_i915_gem_object *obj = intel_fb->obj;
b52eb4dc 1614 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5eddb70b 1615 int plane = intel_crtc->plane == 0 ? DPFC_CTL_PLANEA : DPFC_CTL_PLANEB;
b52eb4dc
ZY		 1616 unsigned long stall_watermark = 200;
1617 u32 dpfc_ctl;
1618
bed4a673 1619 dpfc_ctl = I915_READ(ILK_DPFC_CONTROL);
b52eb4dc
ZY		 1620 dpfc_ctl &= DPFC_RESERVED;
1621 dpfc_ctl |= (plane | DPFC_CTL_LIMIT_1X);
9ce9d069
CW		 1622 /* Set persistent mode for front-buffer rendering, ala X. */
1623 dpfc_ctl |= DPFC_CTL_PERSISTENT_MODE;
016b9b61 1624 dpfc_ctl |= (DPFC_CTL_FENCE_EN | obj->fence_reg);
de568510 1625 I915_WRITE(ILK_DPFC_CHICKEN, DPFC_HT_MODIFY);
b52eb4dc 1626
b52eb4dc
ZY		 1627 I915_WRITE(ILK_DPFC_RECOMP_CTL, DPFC_RECOMP_STALL_EN |
1628 (stall_watermark << DPFC_RECOMP_STALL_WM_SHIFT) |
1629 (interval << DPFC_RECOMP_TIMER_COUNT_SHIFT));
1630 I915_WRITE(ILK_DPFC_FENCE_YOFF, crtc->y);
05394f39 1631 I915_WRITE(ILK_FBC_RT_BASE, obj->gtt_offset | ILK_FBC_RT_VALID);
b52eb4dc 1632 /* enable it... */
bed4a673 1633 I915_WRITE(ILK_DPFC_CONTROL, dpfc_ctl | DPFC_CTL_EN);
b52eb4dc 1634
9c04f015
YL		 1635 if (IS_GEN6(dev)) {
1636 I915_WRITE(SNB_DPFC_CTL_SA,
016b9b61 1637 SNB_CPU_FENCE_ENABLE | obj->fence_reg);
9c04f015 1638 I915_WRITE(DPFC_CPU_FENCE_OFFSET, crtc->y);
4efe0708 1639 sandybridge_blit_fbc_update(dev);
9c04f015
YL		 1640 }
1641
b52eb4dc
ZY		 1642 DRM_DEBUG_KMS("enabled fbc on plane %d\n", intel_crtc->plane);
1643}
1644
43a9539f 1645static void ironlake_disable_fbc(struct drm_device *dev)
b52eb4dc
ZY		 1646{
1647 struct drm_i915_private *dev_priv = dev->dev_private;
1648 u32 dpfc_ctl;
1649
1650 /* Disable compression */
1651 dpfc_ctl = I915_READ(ILK_DPFC_CONTROL);
bed4a673
CW		 1652 if (dpfc_ctl & DPFC_CTL_EN) {
1653 dpfc_ctl &= ~DPFC_CTL_EN;
1654 I915_WRITE(ILK_DPFC_CONTROL, dpfc_ctl);
b52eb4dc 1655
bed4a673
CW		 1656 DRM_DEBUG_KMS("disabled FBC\n");
1657 }
b52eb4dc
ZY		 1658}
1659
1660static bool ironlake_fbc_enabled(struct drm_device *dev)
1661{
1662 struct drm_i915_private *dev_priv = dev->dev_private;
1663
1664 return I915_READ(ILK_DPFC_CONTROL) & DPFC_CTL_EN;
1665}
1666
ee5382ae
AJ		 1667bool intel_fbc_enabled(struct drm_device *dev)
1668{
1669 struct drm_i915_private *dev_priv = dev->dev_private;
1670
1671 if (!dev_priv->display.fbc_enabled)
1672 return false;
1673
1674 return dev_priv->display.fbc_enabled(dev);
1675}
1676
1630fe75
CW		 1677static void intel_fbc_work_fn(struct work_struct *__work)
1678{
1679 struct intel_fbc_work *work =
1680 container_of(to_delayed_work(__work),
1681 struct intel_fbc_work, work);
1682 struct drm_device *dev = work->crtc->dev;
1683 struct drm_i915_private *dev_priv = dev->dev_private;
1684
1685 mutex_lock(&dev->struct_mutex);
1686 if (work == dev_priv->fbc_work) {
1687 /* Double check that we haven't switched fb without cancelling
1688 * the prior work.
1689 */
016b9b61 1690 if (work->crtc->fb == work->fb) {
1630fe75
CW		 1691 dev_priv->display.enable_fbc(work->crtc,
1692 work->interval);
1693
016b9b61
CW		 1694 dev_priv->cfb_plane = to_intel_crtc(work->crtc)->plane;
1695 dev_priv->cfb_fb = work->crtc->fb->base.id;
1696 dev_priv->cfb_y = work->crtc->y;
1697 }
1698
1630fe75
CW		 1699 dev_priv->fbc_work = NULL;
1700 }
1701 mutex_unlock(&dev->struct_mutex);
1702
1703 kfree(work);
1704}
1705
1706static void intel_cancel_fbc_work(struct drm_i915_private *dev_priv)
1707{
1708 if (dev_priv->fbc_work == NULL)
1709 return;
1710
1711 DRM_DEBUG_KMS("cancelling pending FBC enable\n");
1712
1713 /* Synchronisation is provided by struct_mutex and checking of
1714 * dev_priv->fbc_work, so we can perform the cancellation
1715 * entirely asynchronously.
1716 */
1717 if (cancel_delayed_work(&dev_priv->fbc_work->work))
1718 /* tasklet was killed before being run, clean up */
1719 kfree(dev_priv->fbc_work);
1720
1721 /* Mark the work as no longer wanted so that if it does
1722 * wake-up (because the work was already running and waiting
1723 * for our mutex), it will discover that is no longer
1724 * necessary to run.
1725 */
1726 dev_priv->fbc_work = NULL;
1727}
1728
43a9539f 1729static void intel_enable_fbc(struct drm_crtc *crtc, unsigned long interval)
ee5382ae 1730{
1630fe75
CW		 1731 struct intel_fbc_work *work;
1732 struct drm_device *dev = crtc->dev;
1733 struct drm_i915_private *dev_priv = dev->dev_private;
ee5382ae
AJ		 1734
1735 if (!dev_priv->display.enable_fbc)
1736 return;
1737
1630fe75
CW		 1738 intel_cancel_fbc_work(dev_priv);
1739
1740 work = kzalloc(sizeof *work, GFP_KERNEL);
1741 if (work == NULL) {
1742 dev_priv->display.enable_fbc(crtc, interval);
1743 return;
1744 }
1745
1746 work->crtc = crtc;
1747 work->fb = crtc->fb;
1748 work->interval = interval;
1749 INIT_DELAYED_WORK(&work->work, intel_fbc_work_fn);
1750
1751 dev_priv->fbc_work = work;
1752
1753 DRM_DEBUG_KMS("scheduling delayed FBC enable\n");
1754
1755 /* Delay the actual enabling to let pageflipping cease and the
016b9b61
CW		 1756 * display to settle before starting the compression. Note that
1757 * this delay also serves a second purpose: it allows for a
1758 * vblank to pass after disabling the FBC before we attempt
1759 * to modify the control registers.
1630fe75
CW		 1760 *
1761 * A more complicated solution would involve tracking vblanks
1762 * following the termination of the page-flipping sequence
1763 * and indeed performing the enable as a co-routine and not
1764 * waiting synchronously upon the vblank.
1765 */
1766 schedule_delayed_work(&work->work, msecs_to_jiffies(50));
ee5382ae
AJ		 1767}
1768
1769void intel_disable_fbc(struct drm_device *dev)
1770{
1771 struct drm_i915_private *dev_priv = dev->dev_private;
1772
1630fe75
CW		 1773 intel_cancel_fbc_work(dev_priv);
1774
ee5382ae
AJ		 1775 if (!dev_priv->display.disable_fbc)
1776 return;
1777
1778 dev_priv->display.disable_fbc(dev);
016b9b61 1779 dev_priv->cfb_plane = -1;
ee5382ae
AJ		 1780}
1781
80824003
JB		 1782/**
1783 * intel_update_fbc - enable/disable FBC as needed
bed4a673 1784 * @dev: the drm_device
80824003
JB		 1785 *
1786 * Set up the framebuffer compression hardware at mode set time. We
1787 * enable it if possible:
1788 * - plane A only (on pre-965)
1789 * - no pixel mulitply/line duplication
1790 * - no alpha buffer discard
1791 * - no dual wide
1792 * - framebuffer <= 2048 in width, 1536 in height
1793 *
1794 * We can't assume that any compression will take place (worst case),
1795 * so the compressed buffer has to be the same size as the uncompressed
1796 * one. It also must reside (along with the line length buffer) in
1797 * stolen memory.
1798 *
1799 * We need to enable/disable FBC on a global basis.
1800 */
bed4a673 1801static void intel_update_fbc(struct drm_device *dev)
80824003 1802{
80824003 1803 struct drm_i915_private *dev_priv = dev->dev_private;
bed4a673
CW		 1804 struct drm_crtc *crtc = NULL, *tmp_crtc;
1805 struct intel_crtc *intel_crtc;
1806 struct drm_framebuffer *fb;
80824003 1807 struct intel_framebuffer *intel_fb;
05394f39 1808 struct drm_i915_gem_object *obj;
cd0de039 1809 int enable_fbc;
9c928d16
JB		 1810
1811 DRM_DEBUG_KMS("\n");
80824003
JB		 1812
1813 if (!i915_powersave)
1814 return;
1815
ee5382ae 1816 if (!I915_HAS_FBC(dev))
e70236a8
JB		 1817 return;
1818
80824003
JB		 1819 /*
1820 * If FBC is already on, we just have to verify that we can
1821 * keep it that way...
1822 * Need to disable if:
9c928d16 1823 * - more than one pipe is active
80824003
JB		 1824 * - changing FBC params (stride, fence, mode)
1825 * - new fb is too large to fit in compressed buffer
1826 * - going to an unsupported config (interlace, pixel multiply, etc.)
1827 */
9c928d16 1828 list_for_each_entry(tmp_crtc, &dev->mode_config.crtc_list, head) {
d210246a 1829 if (tmp_crtc->enabled && tmp_crtc->fb) {
bed4a673
CW		 1830 if (crtc) {
1831 DRM_DEBUG_KMS("more than one pipe active, disabling compression\n");
1832 dev_priv->no_fbc_reason = FBC_MULTIPLE_PIPES;
1833 goto out_disable;
1834 }
1835 crtc = tmp_crtc;
1836 }
9c928d16 1837 }
bed4a673
CW		 1838
1839 if (!crtc || crtc->fb == NULL) {
1840 DRM_DEBUG_KMS("no output, disabling\n");
1841 dev_priv->no_fbc_reason = FBC_NO_OUTPUT;
9c928d16
JB		 1842 goto out_disable;
1843 }
bed4a673
CW		 1844
1845 intel_crtc = to_intel_crtc(crtc);
1846 fb = crtc->fb;
1847 intel_fb = to_intel_framebuffer(fb);
05394f39 1848 obj = intel_fb->obj;
bed4a673 1849
cd0de039
KP		 1850 enable_fbc = i915_enable_fbc;
1851 if (enable_fbc < 0) {
1852 DRM_DEBUG_KMS("fbc set to per-chip default\n");
1853 enable_fbc = 1;
1854 if (INTEL_INFO(dev)->gen <= 5)
1855 enable_fbc = 0;
1856 }
1857 if (!enable_fbc) {
1858 DRM_DEBUG_KMS("fbc disabled per module param\n");
c1a9f047
JB		 1859 dev_priv->no_fbc_reason = FBC_MODULE_PARAM;
1860 goto out_disable;
1861 }
05394f39 1862 if (intel_fb->obj->base.size > dev_priv->cfb_size) {
28c97730 1863 DRM_DEBUG_KMS("framebuffer too large, disabling "
5eddb70b 1864 "compression\n");
b5e50c3f 1865 dev_priv->no_fbc_reason = FBC_STOLEN_TOO_SMALL;
80824003
JB		 1866 goto out_disable;
1867 }
bed4a673
CW		 1868 if ((crtc->mode.flags & DRM_MODE_FLAG_INTERLACE) ||
1869 (crtc->mode.flags & DRM_MODE_FLAG_DBLSCAN)) {
28c97730 1870 DRM_DEBUG_KMS("mode incompatible with compression, "
5eddb70b 1871 "disabling\n");
b5e50c3f 1872 dev_priv->no_fbc_reason = FBC_UNSUPPORTED_MODE;
80824003
JB		 1873 goto out_disable;
1874 }
bed4a673
CW		 1875 if ((crtc->mode.hdisplay > 2048) ||
1876 (crtc->mode.vdisplay > 1536)) {
28c97730 1877 DRM_DEBUG_KMS("mode too large for compression, disabling\n");
b5e50c3f 1878 dev_priv->no_fbc_reason = FBC_MODE_TOO_LARGE;
80824003
JB		 1879 goto out_disable;
1880 }
bed4a673 1881 if ((IS_I915GM(dev) || IS_I945GM(dev)) && intel_crtc->plane != 0) {
28c97730 1882 DRM_DEBUG_KMS("plane not 0, disabling compression\n");
b5e50c3f 1883 dev_priv->no_fbc_reason = FBC_BAD_PLANE;
80824003
JB		 1884 goto out_disable;
1885 }
de568510
CW		 1886
1887 /* The use of a CPU fence is mandatory in order to detect writes
1888 * by the CPU to the scanout and trigger updates to the FBC.
1889 */
1890 if (obj->tiling_mode != I915_TILING_X ||
1891 obj->fence_reg == I915_FENCE_REG_NONE) {
1892 DRM_DEBUG_KMS("framebuffer not tiled or fenced, disabling compression\n");
b5e50c3f 1893 dev_priv->no_fbc_reason = FBC_NOT_TILED;
80824003
JB		 1894 goto out_disable;
1895 }
1896
c924b934
JW		 1897 /* If the kernel debugger is active, always disable compression */
1898 if (in_dbg_master())
1899 goto out_disable;
1900
016b9b61
CW		 1901 /* If the scanout has not changed, don't modify the FBC settings.
1902 * Note that we make the fundamental assumption that the fb->obj
1903 * cannot be unpinned (and have its GTT offset and fence revoked)
1904 * without first being decoupled from the scanout and FBC disabled.
1905 */
1906 if (dev_priv->cfb_plane == intel_crtc->plane &&
1907 dev_priv->cfb_fb == fb->base.id &&
1908 dev_priv->cfb_y == crtc->y)
1909 return;
1910
1911 if (intel_fbc_enabled(dev)) {
1912 /* We update FBC along two paths, after changing fb/crtc
1913 * configuration (modeswitching) and after page-flipping
1914 * finishes. For the latter, we know that not only did
1915 * we disable the FBC at the start of the page-flip
1916 * sequence, but also more than one vblank has passed.
1917 *
1918 * For the former case of modeswitching, it is possible
1919 * to switch between two FBC valid configurations
1920 * instantaneously so we do need to disable the FBC
1921 * before we can modify its control registers. We also
1922 * have to wait for the next vblank for that to take
1923 * effect. However, since we delay enabling FBC we can
1924 * assume that a vblank has passed since disabling and
1925 * that we can safely alter the registers in the deferred
1926 * callback.
1927 *
1928 * In the scenario that we go from a valid to invalid
1929 * and then back to valid FBC configuration we have
1930 * no strict enforcement that a vblank occurred since
1931 * disabling the FBC. However, along all current pipe
1932 * disabling paths we do need to wait for a vblank at
1933 * some point. And we wait before enabling FBC anyway.
1934 */
1935 DRM_DEBUG_KMS("disabling active FBC for update\n");
1936 intel_disable_fbc(dev);
1937 }
1938
bed4a673 1939 intel_enable_fbc(crtc, 500);
80824003
JB		 1940 return;
1941
1942out_disable:
80824003 1943 /* Multiple disables should be harmless */
a939406f
CW		 1944 if (intel_fbc_enabled(dev)) {
1945 DRM_DEBUG_KMS("unsupported config, disabling FBC\n");
ee5382ae 1946 intel_disable_fbc(dev);
a939406f 1947 }
80824003
JB		 1948}
1949
127bd2ac 1950int
48b956c5 1951intel_pin_and_fence_fb_obj(struct drm_device *dev,
05394f39 1952 struct drm_i915_gem_object *obj,
919926ae 1953 struct intel_ring_buffer *pipelined)
6b95a207 1954{
ce453d81 1955 struct drm_i915_private *dev_priv = dev->dev_private;
6b95a207
KH		 1956 u32 alignment;
1957 int ret;
1958
05394f39 1959 switch (obj->tiling_mode) {
6b95a207 1960 case I915_TILING_NONE:
534843da
CW		 1961 if (IS_BROADWATER(dev) || IS_CRESTLINE(dev))
1962 alignment = 128 * 1024;
a6c45cf0 1963 else if (INTEL_INFO(dev)->gen >= 4)
534843da
CW		 1964 alignment = 4 * 1024;
1965 else
1966 alignment = 64 * 1024;
6b95a207
KH		 1967 break;
1968 case I915_TILING_X:
1969 /* pin() will align the object as required by fence */
1970 alignment = 0;
1971 break;
1972 case I915_TILING_Y:
1973 /* FIXME: Is this true? */
1974 DRM_ERROR("Y tiled not allowed for scan out buffers\n");
1975 return -EINVAL;
1976 default:
1977 BUG();
1978 }
1979
ce453d81 1980 dev_priv->mm.interruptible = false;
2da3b9b9 1981 ret = i915_gem_object_pin_to_display_plane(obj, alignment, pipelined);
48b956c5 1982 if (ret)
ce453d81 1983 goto err_interruptible;
6b95a207
KH		 1984
1985 /* Install a fence for tiled scan-out. Pre-i965 always needs a
1986 * fence, whereas 965+ only requires a fence if using
1987 * framebuffer compression. For simplicity, we always install
1988 * a fence as the cost is not that onerous.
1989 */
05394f39 1990 if (obj->tiling_mode != I915_TILING_NONE) {
ce453d81 1991 ret = i915_gem_object_get_fence(obj, pipelined);
48b956c5
CW		 1992 if (ret)
1993 goto err_unpin;
6b95a207
KH		 1994 }
1995
ce453d81 1996 dev_priv->mm.interruptible = true;
6b95a207 1997 return 0;
48b956c5
CW		 1998
1999err_unpin:
2000 i915_gem_object_unpin(obj);
ce453d81
CW		 2001err_interruptible:
2002 dev_priv->mm.interruptible = true;
48b956c5 2003 return ret;
6b95a207
KH		 2004}
2005
17638cd6
JB		 2006static int i9xx_update_plane(struct drm_crtc *crtc, struct drm_framebuffer *fb,
2007 int x, int y)
81255565
JB		 2008{
2009 struct drm_device *dev = crtc->dev;
2010 struct drm_i915_private *dev_priv = dev->dev_private;
2011 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2012 struct intel_framebuffer *intel_fb;
05394f39 2013 struct drm_i915_gem_object *obj;
81255565
JB		 2014 int plane = intel_crtc->plane;
2015 unsigned long Start, Offset;
81255565 2016 u32 dspcntr;
5eddb70b 2017 u32 reg;
81255565
JB		 2018
2019 switch (plane) {
2020 case 0:
2021 case 1:
2022 break;
2023 default:
2024 DRM_ERROR("Can't update plane %d in SAREA\n", plane);
2025 return -EINVAL;
2026 }
2027
2028 intel_fb = to_intel_framebuffer(fb);
2029 obj = intel_fb->obj;
81255565 2030
5eddb70b
CW		 2031 reg = DSPCNTR(plane);
2032 dspcntr = I915_READ(reg);
81255565
JB		 2033 /* Mask out pixel format bits in case we change it */
2034 dspcntr &= ~DISPPLANE_PIXFORMAT_MASK;
2035 switch (fb->bits_per_pixel) {
2036 case 8:
2037 dspcntr |= DISPPLANE_8BPP;
2038 break;
2039 case 16:
2040 if (fb->depth == 15)
2041 dspcntr |= DISPPLANE_15_16BPP;
2042 else
2043 dspcntr |= DISPPLANE_16BPP;
2044 break;
2045 case 24:
2046 case 32:
2047 dspcntr |= DISPPLANE_32BPP_NO_ALPHA;
2048 break;
2049 default:
17638cd6 2050 DRM_ERROR("Unknown color depth %d\n", fb->bits_per_pixel);
81255565
JB		 2051 return -EINVAL;
2052 }
a6c45cf0 2053 if (INTEL_INFO(dev)->gen >= 4) {
05394f39 2054 if (obj->tiling_mode != I915_TILING_NONE)
81255565
JB		 2055 dspcntr |= DISPPLANE_TILED;
2056 else
2057 dspcntr &= ~DISPPLANE_TILED;
2058 }
2059
5eddb70b 2060 I915_WRITE(reg, dspcntr);
81255565 2061
05394f39 2062 Start = obj->gtt_offset;
81255565
JB		 2063 Offset = y * fb->pitch + x * (fb->bits_per_pixel / 8);
2064
4e6cfefc
CW		 2065 DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n",
2066 Start, Offset, x, y, fb->pitch);
5eddb70b 2067 I915_WRITE(DSPSTRIDE(plane), fb->pitch);
a6c45cf0 2068 if (INTEL_INFO(dev)->gen >= 4) {
5eddb70b
CW		 2069 I915_WRITE(DSPSURF(plane), Start);
2070 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
2071 I915_WRITE(DSPADDR(plane), Offset);
2072 } else
2073 I915_WRITE(DSPADDR(plane), Start + Offset);
2074 POSTING_READ(reg);
81255565 2075
17638cd6
JB		 2076 return 0;
2077}
2078
2079static int ironlake_update_plane(struct drm_crtc *crtc,
2080 struct drm_framebuffer *fb, int x, int y)
2081{
2082 struct drm_device *dev = crtc->dev;
2083 struct drm_i915_private *dev_priv = dev->dev_private;
2084 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2085 struct intel_framebuffer *intel_fb;
2086 struct drm_i915_gem_object *obj;
2087 int plane = intel_crtc->plane;
2088 unsigned long Start, Offset;
2089 u32 dspcntr;
2090 u32 reg;
2091
2092 switch (plane) {
2093 case 0:
2094 case 1:
27f8227b 2095 case 2:
17638cd6
JB		 2096 break;
2097 default:
2098 DRM_ERROR("Can't update plane %d in SAREA\n", plane);
2099 return -EINVAL;
2100 }
2101
2102 intel_fb = to_intel_framebuffer(fb);
2103 obj = intel_fb->obj;
2104
2105 reg = DSPCNTR(plane);
2106 dspcntr = I915_READ(reg);
2107 /* Mask out pixel format bits in case we change it */
2108 dspcntr &= ~DISPPLANE_PIXFORMAT_MASK;
2109 switch (fb->bits_per_pixel) {
2110 case 8:
2111 dspcntr |= DISPPLANE_8BPP;
2112 break;
2113 case 16:
2114 if (fb->depth != 16)
2115 return -EINVAL;
2116
2117 dspcntr |= DISPPLANE_16BPP;
2118 break;
2119 case 24:
2120 case 32:
2121 if (fb->depth == 24)
2122 dspcntr |= DISPPLANE_32BPP_NO_ALPHA;
2123 else if (fb->depth == 30)
2124 dspcntr |= DISPPLANE_32BPP_30BIT_NO_ALPHA;
2125 else
2126 return -EINVAL;
2127 break;
2128 default:
2129 DRM_ERROR("Unknown color depth %d\n", fb->bits_per_pixel);
2130 return -EINVAL;
2131 }
2132
2133 if (obj->tiling_mode != I915_TILING_NONE)
2134 dspcntr |= DISPPLANE_TILED;
2135 else
2136 dspcntr &= ~DISPPLANE_TILED;
2137
2138 /* must disable */
2139 dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE;
2140
2141 I915_WRITE(reg, dspcntr);
2142
2143 Start = obj->gtt_offset;
2144 Offset = y * fb->pitch + x * (fb->bits_per_pixel / 8);
2145
2146 DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n",
2147 Start, Offset, x, y, fb->pitch);
2148 I915_WRITE(DSPSTRIDE(plane), fb->pitch);
2149 I915_WRITE(DSPSURF(plane), Start);
2150 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
2151 I915_WRITE(DSPADDR(plane), Offset);
2152 POSTING_READ(reg);
2153
2154 return 0;
2155}
2156
2157/* Assume fb object is pinned & idle & fenced and just update base pointers */
2158static int
2159intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb,
2160 int x, int y, enum mode_set_atomic state)
2161{
2162 struct drm_device *dev = crtc->dev;
2163 struct drm_i915_private *dev_priv = dev->dev_private;
2164 int ret;
2165
2166 ret = dev_priv->display.update_plane(crtc, fb, x, y);
2167 if (ret)
2168 return ret;
2169
bed4a673 2170 intel_update_fbc(dev);
3dec0095 2171 intel_increase_pllclock(crtc);
81255565
JB		 2172
2173 return 0;
2174}
2175
5c3b82e2 2176static int
3c4fdcfb
KH		 2177intel_pipe_set_base(struct drm_crtc *crtc, int x, int y,
2178 struct drm_framebuffer *old_fb)
79e53945
JB		 2179{
2180 struct drm_device *dev = crtc->dev;
79e53945
JB		 2181 struct drm_i915_master_private *master_priv;
2182 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5c3b82e2 2183 int ret;
79e53945
JB		 2184
2185 /* no fb bound */
2186 if (!crtc->fb) {
a5071c2f 2187 DRM_ERROR("No FB bound\n");
5c3b82e2
CW		 2188 return 0;
2189 }
2190
265db958 2191 switch (intel_crtc->plane) {
5c3b82e2
CW		 2192 case 0:
2193 case 1:
2194 break;
27f8227b
JB		 2195 case 2:
2196 if (IS_IVYBRIDGE(dev))
2197 break;
2198 /* fall through otherwise */
5c3b82e2 2199 default:
a5071c2f 2200 DRM_ERROR("no plane for crtc\n");
5c3b82e2 2201 return -EINVAL;
79e53945
JB		 2202 }
2203
5c3b82e2 2204 mutex_lock(&dev->struct_mutex);
265db958
CW		 2205 ret = intel_pin_and_fence_fb_obj(dev,
2206 to_intel_framebuffer(crtc->fb)->obj,
919926ae 2207 NULL);
5c3b82e2
CW		 2208 if (ret != 0) {
2209 mutex_unlock(&dev->struct_mutex);
a5071c2f 2210 DRM_ERROR("pin & fence failed\n");
5c3b82e2
CW		 2211 return ret;
2212 }
79e53945 2213
265db958 2214 if (old_fb) {
e6c3a2a6 2215 struct drm_i915_private *dev_priv = dev->dev_private;
05394f39 2216 struct drm_i915_gem_object *obj = to_intel_framebuffer(old_fb)->obj;
265db958 2217
e6c3a2a6 2218 wait_event(dev_priv->pending_flip_queue,
01eec727 2219 atomic_read(&dev_priv->mm.wedged) ||
05394f39 2220 atomic_read(&obj->pending_flip) == 0);
85345517
CW		 2221
2222 /* Big Hammer, we also need to ensure that any pending
2223 * MI_WAIT_FOR_EVENT inside a user batch buffer on the
2224 * current scanout is retired before unpinning the old
2225 * framebuffer.
01eec727
CW		 2226 *
2227 * This should only fail upon a hung GPU, in which case we
2228 * can safely continue.
85345517 2229 */
a8198eea 2230 ret = i915_gem_object_finish_gpu(obj);
01eec727 2231 (void) ret;
265db958
CW		 2232 }
2233
21c74a8e
JW		 2234 ret = intel_pipe_set_base_atomic(crtc, crtc->fb, x, y,
2235 LEAVE_ATOMIC_MODE_SET);
4e6cfefc 2236 if (ret) {
265db958 2237 i915_gem_object_unpin(to_intel_framebuffer(crtc->fb)->obj);
5c3b82e2 2238 mutex_unlock(&dev->struct_mutex);
a5071c2f 2239 DRM_ERROR("failed to update base address\n");
4e6cfefc 2240 return ret;
79e53945 2241 }
3c4fdcfb 2242
b7f1de28
CW		 2243 if (old_fb) {
2244 intel_wait_for_vblank(dev, intel_crtc->pipe);
265db958 2245 i915_gem_object_unpin(to_intel_framebuffer(old_fb)->obj);
b7f1de28 2246 }
652c393a 2247
5c3b82e2 2248 mutex_unlock(&dev->struct_mutex);
79e53945
JB		 2249
2250 if (!dev->primary->master)
5c3b82e2 2251 return 0;
79e53945
JB		 2252
2253 master_priv = dev->primary->master->driver_priv;
2254 if (!master_priv->sarea_priv)
5c3b82e2 2255 return 0;
79e53945 2256
265db958 2257 if (intel_crtc->pipe) {
79e53945
JB		 2258 master_priv->sarea_priv->pipeB_x = x;
2259 master_priv->sarea_priv->pipeB_y = y;
5c3b82e2
CW		 2260 } else {
2261 master_priv->sarea_priv->pipeA_x = x;
2262 master_priv->sarea_priv->pipeA_y = y;
79e53945 2263 }
5c3b82e2
CW		 2264
2265 return 0;
79e53945
JB		 2266}
2267
5eddb70b 2268static void ironlake_set_pll_edp(struct drm_crtc *crtc, int clock)
32f9d658
ZW		 2269{
2270 struct drm_device *dev = crtc->dev;
2271 struct drm_i915_private *dev_priv = dev->dev_private;
2272 u32 dpa_ctl;
2273
28c97730 2274 DRM_DEBUG_KMS("eDP PLL enable for clock %d\n", clock);
32f9d658
ZW		 2275 dpa_ctl = I915_READ(DP_A);
2276 dpa_ctl &= ~DP_PLL_FREQ_MASK;
2277
2278 if (clock < 200000) {
2279 u32 temp;
2280 dpa_ctl |= DP_PLL_FREQ_160MHZ;
2281 /* workaround for 160Mhz:
2282 1) program 0x4600c bits 15:0 = 0x8124
2283 2) program 0x46010 bit 0 = 1
2284 3) program 0x46034 bit 24 = 1
2285 4) program 0x64000 bit 14 = 1
2286 */
2287 temp = I915_READ(0x4600c);
2288 temp &= 0xffff0000;
2289 I915_WRITE(0x4600c, temp | 0x8124);
2290
2291 temp = I915_READ(0x46010);
2292 I915_WRITE(0x46010, temp | 1);
2293
2294 temp = I915_READ(0x46034);
2295 I915_WRITE(0x46034, temp | (1 << 24));
2296 } else {
2297 dpa_ctl |= DP_PLL_FREQ_270MHZ;
2298 }
2299 I915_WRITE(DP_A, dpa_ctl);
2300
5eddb70b 2301 POSTING_READ(DP_A);
32f9d658
ZW		 2302 udelay(500);
2303}
2304
5e84e1a4
ZW		 2305static void intel_fdi_normal_train(struct drm_crtc *crtc)
2306{
2307 struct drm_device *dev = crtc->dev;
2308 struct drm_i915_private *dev_priv = dev->dev_private;
2309 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2310 int pipe = intel_crtc->pipe;
2311 u32 reg, temp;
2312
2313 /* enable normal train */
2314 reg = FDI_TX_CTL(pipe);
2315 temp = I915_READ(reg);
61e499bf 2316 if (IS_IVYBRIDGE(dev)) {
357555c0
JB		 2317 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
2318 temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE;
61e499bf
KP		 2319 } else {
2320 temp &= ~FDI_LINK_TRAIN_NONE;
2321 temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE;
357555c0 2322 }
5e84e1a4
ZW		 2323 I915_WRITE(reg, temp);
2324
2325 reg = FDI_RX_CTL(pipe);
2326 temp = I915_READ(reg);
2327 if (HAS_PCH_CPT(dev)) {
2328 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2329 temp |= FDI_LINK_TRAIN_NORMAL_CPT;
2330 } else {
2331 temp &= ~FDI_LINK_TRAIN_NONE;
2332 temp |= FDI_LINK_TRAIN_NONE;
2333 }
2334 I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE);
2335
2336 /* wait one idle pattern time */
2337 POSTING_READ(reg);
2338 udelay(1000);
357555c0
JB		 2339
2340 /* IVB wants error correction enabled */
2341 if (IS_IVYBRIDGE(dev))
2342 I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE |
2343 FDI_FE_ERRC_ENABLE);
5e84e1a4
ZW		 2344}
2345
291427f5
JB		 2346static void cpt_phase_pointer_enable(struct drm_device *dev, int pipe)
2347{
2348 struct drm_i915_private *dev_priv = dev->dev_private;
2349 u32 flags = I915_READ(SOUTH_CHICKEN1);
2350
2351 flags |= FDI_PHASE_SYNC_OVR(pipe);
2352 I915_WRITE(SOUTH_CHICKEN1, flags); /* once to unlock... */
2353 flags |= FDI_PHASE_SYNC_EN(pipe);
2354 I915_WRITE(SOUTH_CHICKEN1, flags); /* then again to enable */
2355 POSTING_READ(SOUTH_CHICKEN1);
2356}
2357
8db9d77b
ZW		 2358/* The FDI link training functions for ILK/Ibexpeak. */
2359static void ironlake_fdi_link_train(struct drm_crtc *crtc)
2360{
2361 struct drm_device *dev = crtc->dev;
2362 struct drm_i915_private *dev_priv = dev->dev_private;
2363 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2364 int pipe = intel_crtc->pipe;
0fc932b8 2365 int plane = intel_crtc->plane;
5eddb70b 2366 u32 reg, temp, tries;
8db9d77b 2367
0fc932b8
JB		 2368 /* FDI needs bits from pipe & plane first */
2369 assert_pipe_enabled(dev_priv, pipe);
2370 assert_plane_enabled(dev_priv, plane);
2371
e1a44743
AJ		 2372 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2373 for train result */
5eddb70b
CW		 2374 reg = FDI_RX_IMR(pipe);
2375 temp = I915_READ(reg);
e1a44743
AJ		 2376 temp &= ~FDI_RX_SYMBOL_LOCK;
2377 temp &= ~FDI_RX_BIT_LOCK;
5eddb70b
CW		 2378 I915_WRITE(reg, temp);
2379 I915_READ(reg);
e1a44743
AJ		 2380 udelay(150);
2381
8db9d77b 2382 /* enable CPU FDI TX and PCH FDI RX */
5eddb70b
CW		 2383 reg = FDI_TX_CTL(pipe);
2384 temp = I915_READ(reg);
77ffb597
AJ		 2385 temp &= ~(7 << 19);
2386 temp |= (intel_crtc->fdi_lanes - 1) << 19;
8db9d77b
ZW		 2387 temp &= ~FDI_LINK_TRAIN_NONE;
2388 temp |= FDI_LINK_TRAIN_PATTERN_1;
5eddb70b 2389 I915_WRITE(reg, temp | FDI_TX_ENABLE);
8db9d77b 2390
5eddb70b
CW		 2391 reg = FDI_RX_CTL(pipe);
2392 temp = I915_READ(reg);
8db9d77b
ZW		 2393 temp &= ~FDI_LINK_TRAIN_NONE;
2394 temp |= FDI_LINK_TRAIN_PATTERN_1;
5eddb70b
CW		 2395 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2396
2397 POSTING_READ(reg);
8db9d77b
ZW		 2398 udelay(150);
2399
5b2adf89 2400 /* Ironlake workaround, enable clock pointer after FDI enable*/
6f06ce18
JB		 2401 if (HAS_PCH_IBX(dev)) {
2402 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
2403 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR |
2404 FDI_RX_PHASE_SYNC_POINTER_EN);
2405 }
5b2adf89 2406
5eddb70b 2407 reg = FDI_RX_IIR(pipe);
e1a44743 2408 for (tries = 0; tries < 5; tries++) {
5eddb70b 2409 temp = I915_READ(reg);
8db9d77b
ZW		 2410 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2411
2412 if ((temp & FDI_RX_BIT_LOCK)) {
2413 DRM_DEBUG_KMS("FDI train 1 done.\n");
5eddb70b 2414 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
8db9d77b
ZW		 2415 break;
2416 }
8db9d77b 2417 }
e1a44743 2418 if (tries == 5)
5eddb70b 2419 DRM_ERROR("FDI train 1 fail!\n");
8db9d77b
ZW		 2420
2421 /* Train 2 */
5eddb70b
CW		 2422 reg = FDI_TX_CTL(pipe);
2423 temp = I915_READ(reg);
8db9d77b
ZW		 2424 temp &= ~FDI_LINK_TRAIN_NONE;
2425 temp |= FDI_LINK_TRAIN_PATTERN_2;
5eddb70b 2426 I915_WRITE(reg, temp);
8db9d77b 2427
5eddb70b
CW		 2428 reg = FDI_RX_CTL(pipe);
2429 temp = I915_READ(reg);
8db9d77b
ZW		 2430 temp &= ~FDI_LINK_TRAIN_NONE;
2431 temp |= FDI_LINK_TRAIN_PATTERN_2;
5eddb70b 2432 I915_WRITE(reg, temp);
8db9d77b 2433
5eddb70b
CW		 2434 POSTING_READ(reg);
2435 udelay(150);
8db9d77b 2436
5eddb70b 2437 reg = FDI_RX_IIR(pipe);
e1a44743 2438 for (tries = 0; tries < 5; tries++) {
5eddb70b 2439 temp = I915_READ(reg);
8db9d77b
ZW		 2440 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2441
2442 if (temp & FDI_RX_SYMBOL_LOCK) {
5eddb70b 2443 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
8db9d77b
ZW		 2444 DRM_DEBUG_KMS("FDI train 2 done.\n");
2445 break;
2446 }
8db9d77b 2447 }
e1a44743 2448 if (tries == 5)
5eddb70b 2449 DRM_ERROR("FDI train 2 fail!\n");
8db9d77b
ZW		 2450
2451 DRM_DEBUG_KMS("FDI train done\n");
5c5313c8 2452
8db9d77b
ZW		 2453}
2454
0206e353 2455static const int snb_b_fdi_train_param[] = {
8db9d77b
ZW		 2456 FDI_LINK_TRAIN_400MV_0DB_SNB_B,
2457 FDI_LINK_TRAIN_400MV_6DB_SNB_B,
2458 FDI_LINK_TRAIN_600MV_3_5DB_SNB_B,
2459 FDI_LINK_TRAIN_800MV_0DB_SNB_B,
2460};
2461
2462/* The FDI link training functions for SNB/Cougarpoint. */
2463static void gen6_fdi_link_train(struct drm_crtc *crtc)
2464{
2465 struct drm_device *dev = crtc->dev;
2466 struct drm_i915_private *dev_priv = dev->dev_private;
2467 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2468 int pipe = intel_crtc->pipe;
5eddb70b 2469 u32 reg, temp, i;
8db9d77b 2470
e1a44743
AJ		 2471 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2472 for train result */
5eddb70b
CW		 2473 reg = FDI_RX_IMR(pipe);
2474 temp = I915_READ(reg);
e1a44743
AJ		 2475 temp &= ~FDI_RX_SYMBOL_LOCK;
2476 temp &= ~FDI_RX_BIT_LOCK;
5eddb70b
CW		 2477 I915_WRITE(reg, temp);
2478
2479 POSTING_READ(reg);
e1a44743
AJ		 2480 udelay(150);
2481
8db9d77b 2482 /* enable CPU FDI TX and PCH FDI RX */
5eddb70b
CW		 2483 reg = FDI_TX_CTL(pipe);
2484 temp = I915_READ(reg);
77ffb597
AJ		 2485 temp &= ~(7 << 19);
2486 temp |= (intel_crtc->fdi_lanes - 1) << 19;
8db9d77b
ZW		 2487 temp &= ~FDI_LINK_TRAIN_NONE;
2488 temp |= FDI_LINK_TRAIN_PATTERN_1;
2489 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2490 /* SNB-B */
2491 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
5eddb70b 2492 I915_WRITE(reg, temp | FDI_TX_ENABLE);
8db9d77b 2493
5eddb70b
CW		 2494 reg = FDI_RX_CTL(pipe);
2495 temp = I915_READ(reg);
8db9d77b
ZW		 2496 if (HAS_PCH_CPT(dev)) {
2497 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2498 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
2499 } else {
2500 temp &= ~FDI_LINK_TRAIN_NONE;
2501 temp |= FDI_LINK_TRAIN_PATTERN_1;
2502 }
5eddb70b
CW		 2503 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2504
2505 POSTING_READ(reg);
8db9d77b
ZW		 2506 udelay(150);
2507
291427f5
JB		 2508 if (HAS_PCH_CPT(dev))
2509 cpt_phase_pointer_enable(dev, pipe);
2510
0206e353 2511 for (i = 0; i < 4; i++) {
5eddb70b
CW		 2512 reg = FDI_TX_CTL(pipe);
2513 temp = I915_READ(reg);
8db9d77b
ZW		 2514 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2515 temp |= snb_b_fdi_train_param[i];
5eddb70b
CW		 2516 I915_WRITE(reg, temp);
2517
2518 POSTING_READ(reg);
8db9d77b
ZW		 2519 udelay(500);
2520
5eddb70b
CW		 2521 reg = FDI_RX_IIR(pipe);
2522 temp = I915_READ(reg);
8db9d77b
ZW		 2523 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2524
2525 if (temp & FDI_RX_BIT_LOCK) {
5eddb70b 2526 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
8db9d77b
ZW		 2527 DRM_DEBUG_KMS("FDI train 1 done.\n");
2528 break;
2529 }
2530 }
2531 if (i == 4)
5eddb70b 2532 DRM_ERROR("FDI train 1 fail!\n");
8db9d77b
ZW		 2533
2534 /* Train 2 */
5eddb70b
CW		 2535 reg = FDI_TX_CTL(pipe);
2536 temp = I915_READ(reg);
8db9d77b
ZW		 2537 temp &= ~FDI_LINK_TRAIN_NONE;
2538 temp |= FDI_LINK_TRAIN_PATTERN_2;
2539 if (IS_GEN6(dev)) {
2540 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2541 /* SNB-B */
2542 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
2543 }
5eddb70b 2544 I915_WRITE(reg, temp);
8db9d77b 2545
5eddb70b
CW		 2546 reg = FDI_RX_CTL(pipe);
2547 temp = I915_READ(reg);
8db9d77b
ZW		 2548 if (HAS_PCH_CPT(dev)) {
2549 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2550 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
2551 } else {
2552 temp &= ~FDI_LINK_TRAIN_NONE;
2553 temp |= FDI_LINK_TRAIN_PATTERN_2;
2554 }
5eddb70b
CW		 2555 I915_WRITE(reg, temp);
2556
2557 POSTING_READ(reg);
8db9d77b
ZW		 2558 udelay(150);
2559
0206e353 2560 for (i = 0; i < 4; i++) {
5eddb70b
CW		 2561 reg = FDI_TX_CTL(pipe);
2562 temp = I915_READ(reg);
8db9d77b
ZW		 2563 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2564 temp |= snb_b_fdi_train_param[i];
5eddb70b
CW		 2565 I915_WRITE(reg, temp);
2566
2567 POSTING_READ(reg);
8db9d77b
ZW		 2568 udelay(500);
2569
5eddb70b
CW		 2570 reg = FDI_RX_IIR(pipe);
2571 temp = I915_READ(reg);
8db9d77b
ZW		 2572 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2573
2574 if (temp & FDI_RX_SYMBOL_LOCK) {
5eddb70b 2575 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
8db9d77b
ZW		 2576 DRM_DEBUG_KMS("FDI train 2 done.\n");
2577 break;
2578 }
2579 }
2580 if (i == 4)
5eddb70b 2581 DRM_ERROR("FDI train 2 fail!\n");
8db9d77b
ZW		 2582
2583 DRM_DEBUG_KMS("FDI train done.\n");
2584}
2585
357555c0
JB		 2586/* Manual link training for Ivy Bridge A0 parts */
2587static void ivb_manual_fdi_link_train(struct drm_crtc *crtc)
2588{
2589 struct drm_device *dev = crtc->dev;
2590 struct drm_i915_private *dev_priv = dev->dev_private;
2591 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2592 int pipe = intel_crtc->pipe;
2593 u32 reg, temp, i;
2594
2595 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2596 for train result */
2597 reg = FDI_RX_IMR(pipe);
2598 temp = I915_READ(reg);
2599 temp &= ~FDI_RX_SYMBOL_LOCK;
2600 temp &= ~FDI_RX_BIT_LOCK;
2601 I915_WRITE(reg, temp);
2602
2603 POSTING_READ(reg);
2604 udelay(150);
2605
2606 /* enable CPU FDI TX and PCH FDI RX */
2607 reg = FDI_TX_CTL(pipe);
2608 temp = I915_READ(reg);
2609 temp &= ~(7 << 19);
2610 temp |= (intel_crtc->fdi_lanes - 1) << 19;
2611 temp &= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB);
2612 temp |= FDI_LINK_TRAIN_PATTERN_1_IVB;
2613 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2614 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
c4f9c4c2 2615 temp |= FDI_COMPOSITE_SYNC;
357555c0
JB		 2616 I915_WRITE(reg, temp | FDI_TX_ENABLE);
2617
2618 reg = FDI_RX_CTL(pipe);
2619 temp = I915_READ(reg);
2620 temp &= ~FDI_LINK_TRAIN_AUTO;
2621 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2622 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
c4f9c4c2 2623 temp |= FDI_COMPOSITE_SYNC;
357555c0
JB		 2624 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2625
2626 POSTING_READ(reg);
2627 udelay(150);
2628
291427f5
JB		 2629 if (HAS_PCH_CPT(dev))
2630 cpt_phase_pointer_enable(dev, pipe);
2631
0206e353 2632 for (i = 0; i < 4; i++) {
357555c0
JB		 2633 reg = FDI_TX_CTL(pipe);
2634 temp = I915_READ(reg);
2635 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2636 temp |= snb_b_fdi_train_param[i];
2637 I915_WRITE(reg, temp);
2638
2639 POSTING_READ(reg);
2640 udelay(500);
2641
2642 reg = FDI_RX_IIR(pipe);
2643 temp = I915_READ(reg);
2644 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2645
2646 if (temp & FDI_RX_BIT_LOCK ||
2647 (I915_READ(reg) & FDI_RX_BIT_LOCK)) {
2648 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
2649 DRM_DEBUG_KMS("FDI train 1 done.\n");
2650 break;
2651 }
2652 }
2653 if (i == 4)
2654 DRM_ERROR("FDI train 1 fail!\n");
2655
2656 /* Train 2 */
2657 reg = FDI_TX_CTL(pipe);
2658 temp = I915_READ(reg);
2659 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
2660 temp |= FDI_LINK_TRAIN_PATTERN_2_IVB;
2661 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2662 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
2663 I915_WRITE(reg, temp);
2664
2665 reg = FDI_RX_CTL(pipe);
2666 temp = I915_READ(reg);
2667 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2668 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
2669 I915_WRITE(reg, temp);
2670
2671 POSTING_READ(reg);
2672 udelay(150);
2673
0206e353 2674 for (i = 0; i < 4; i++) {
357555c0
JB		 2675 reg = FDI_TX_CTL(pipe);
2676 temp = I915_READ(reg);
2677 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2678 temp |= snb_b_fdi_train_param[i];
2679 I915_WRITE(reg, temp);
2680
2681 POSTING_READ(reg);
2682 udelay(500);
2683
2684 reg = FDI_RX_IIR(pipe);
2685 temp = I915_READ(reg);
2686 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2687
2688 if (temp & FDI_RX_SYMBOL_LOCK) {
2689 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
2690 DRM_DEBUG_KMS("FDI train 2 done.\n");
2691 break;
2692 }
2693 }
2694 if (i == 4)
2695 DRM_ERROR("FDI train 2 fail!\n");
2696
2697 DRM_DEBUG_KMS("FDI train done.\n");
2698}
2699
2700static void ironlake_fdi_pll_enable(struct drm_crtc *crtc)
2c07245f
ZW		 2701{
2702 struct drm_device *dev = crtc->dev;
2703 struct drm_i915_private *dev_priv = dev->dev_private;
2704 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2705 int pipe = intel_crtc->pipe;
5eddb70b 2706 u32 reg, temp;
79e53945 2707
c64e311e 2708 /* Write the TU size bits so error detection works */
5eddb70b
CW		 2709 I915_WRITE(FDI_RX_TUSIZE1(pipe),
2710 I915_READ(PIPE_DATA_M1(pipe)) & TU_SIZE_MASK);
c64e311e 2711
c98e9dcf 2712 /* enable PCH FDI RX PLL, wait warmup plus DMI latency */
5eddb70b
CW		 2713 reg = FDI_RX_CTL(pipe);
2714 temp = I915_READ(reg);
2715 temp &= ~((0x7 << 19) | (0x7 << 16));
c98e9dcf 2716 temp |= (intel_crtc->fdi_lanes - 1) << 19;
5eddb70b
CW		 2717 temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11;
2718 I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE);
2719
2720 POSTING_READ(reg);
c98e9dcf
JB		 2721 udelay(200);
2722
2723 /* Switch from Rawclk to PCDclk */
5eddb70b
CW		 2724 temp = I915_READ(reg);
2725 I915_WRITE(reg, temp | FDI_PCDCLK);
2726
2727 POSTING_READ(reg);
c98e9dcf
JB		 2728 udelay(200);
2729
2730 /* Enable CPU FDI TX PLL, always on for Ironlake */
5eddb70b
CW		 2731 reg = FDI_TX_CTL(pipe);
2732 temp = I915_READ(reg);
c98e9dcf 2733 if ((temp & FDI_TX_PLL_ENABLE) == 0) {
5eddb70b
CW		 2734 I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE);
2735
2736 POSTING_READ(reg);
c98e9dcf 2737 udelay(100);
6be4a607 2738 }
0e23b99d
JB		 2739}
2740
291427f5
JB		 2741static void cpt_phase_pointer_disable(struct drm_device *dev, int pipe)
2742{
2743 struct drm_i915_private *dev_priv = dev->dev_private;
2744 u32 flags = I915_READ(SOUTH_CHICKEN1);
2745
2746 flags &= ~(FDI_PHASE_SYNC_EN(pipe));
2747 I915_WRITE(SOUTH_CHICKEN1, flags); /* once to disable... */
2748 flags &= ~(FDI_PHASE_SYNC_OVR(pipe));
2749 I915_WRITE(SOUTH_CHICKEN1, flags); /* then again to lock */
2750 POSTING_READ(SOUTH_CHICKEN1);
2751}
0fc932b8
JB		 2752static void ironlake_fdi_disable(struct drm_crtc *crtc)
2753{
2754 struct drm_device *dev = crtc->dev;
2755 struct drm_i915_private *dev_priv = dev->dev_private;
2756 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2757 int pipe = intel_crtc->pipe;
2758 u32 reg, temp;
2759
2760 /* disable CPU FDI tx and PCH FDI rx */
2761 reg = FDI_TX_CTL(pipe);
2762 temp = I915_READ(reg);
2763 I915_WRITE(reg, temp & ~FDI_TX_ENABLE);
2764 POSTING_READ(reg);
2765
2766 reg = FDI_RX_CTL(pipe);
2767 temp = I915_READ(reg);
2768 temp &= ~(0x7 << 16);
2769 temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11;
2770 I915_WRITE(reg, temp & ~FDI_RX_ENABLE);
2771
2772 POSTING_READ(reg);
2773 udelay(100);
2774
2775 /* Ironlake workaround, disable clock pointer after downing FDI */
6f06ce18
JB		 2776 if (HAS_PCH_IBX(dev)) {
2777 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
0fc932b8
JB		 2778 I915_WRITE(FDI_RX_CHICKEN(pipe),
2779 I915_READ(FDI_RX_CHICKEN(pipe) &
6f06ce18 2780 ~FDI_RX_PHASE_SYNC_POINTER_EN));
291427f5
JB		 2781 } else if (HAS_PCH_CPT(dev)) {
2782 cpt_phase_pointer_disable(dev, pipe);
6f06ce18 2783 }
0fc932b8
JB		 2784
2785 /* still set train pattern 1 */
2786 reg = FDI_TX_CTL(pipe);
2787 temp = I915_READ(reg);
2788 temp &= ~FDI_LINK_TRAIN_NONE;
2789 temp |= FDI_LINK_TRAIN_PATTERN_1;
2790 I915_WRITE(reg, temp);
2791
2792 reg = FDI_RX_CTL(pipe);
2793 temp = I915_READ(reg);
2794 if (HAS_PCH_CPT(dev)) {
2795 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2796 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
2797 } else {
2798 temp &= ~FDI_LINK_TRAIN_NONE;
2799 temp |= FDI_LINK_TRAIN_PATTERN_1;
2800 }
2801 /* BPC in FDI rx is consistent with that in PIPECONF */
2802 temp &= ~(0x07 << 16);
2803 temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11;
2804 I915_WRITE(reg, temp);
2805
2806 POSTING_READ(reg);
2807 udelay(100);
2808}
2809
6b383a7f
CW		 2810/*
2811 * When we disable a pipe, we need to clear any pending scanline wait events
2812 * to avoid hanging the ring, which we assume we are waiting on.
2813 */
2814static void intel_clear_scanline_wait(struct drm_device *dev)
2815{
2816 struct drm_i915_private *dev_priv = dev->dev_private;
8168bd48 2817 struct intel_ring_buffer *ring;
6b383a7f
CW		 2818 u32 tmp;
2819
2820 if (IS_GEN2(dev))
2821 /* Can't break the hang on i8xx */
2822 return;
2823
1ec14ad3 2824 ring = LP_RING(dev_priv);
8168bd48
CW		 2825 tmp = I915_READ_CTL(ring);
2826 if (tmp & RING_WAIT)
2827 I915_WRITE_CTL(ring, tmp);
6b383a7f
CW		 2828}
2829
e6c3a2a6
CW		 2830static void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc)
2831{
05394f39 2832 struct drm_i915_gem_object *obj;
e6c3a2a6
CW		 2833 struct drm_i915_private *dev_priv;
2834
2835 if (crtc->fb == NULL)
2836 return;
2837
05394f39 2838 obj = to_intel_framebuffer(crtc->fb)->obj;
e6c3a2a6
CW		 2839 dev_priv = crtc->dev->dev_private;
2840 wait_event(dev_priv->pending_flip_queue,
05394f39 2841 atomic_read(&obj->pending_flip) == 0);
e6c3a2a6
CW		 2842}
2843
040484af
JB		 2844static bool intel_crtc_driving_pch(struct drm_crtc *crtc)
2845{
2846 struct drm_device *dev = crtc->dev;
2847 struct drm_mode_config *mode_config = &dev->mode_config;
2848 struct intel_encoder *encoder;
2849
2850 /*
2851 * If there's a non-PCH eDP on this crtc, it must be DP_A, and that
2852 * must be driven by its own crtc; no sharing is possible.
2853 */
2854 list_for_each_entry(encoder, &mode_config->encoder_list, base.head) {
2855 if (encoder->base.crtc != crtc)
2856 continue;
2857
2858 switch (encoder->type) {
2859 case INTEL_OUTPUT_EDP:
2860 if (!intel_encoder_is_pch_edp(&encoder->base))
2861 return false;
2862 continue;
2863 }
2864 }
2865
2866 return true;
2867}
2868
f67a559d
JB		 2869/*
2870 * Enable PCH resources required for PCH ports:
2871 * - PCH PLLs
2872 * - FDI training & RX/TX
2873 * - update transcoder timings
2874 * - DP transcoding bits
2875 * - transcoder
2876 */
2877static void ironlake_pch_enable(struct drm_crtc *crtc)
0e23b99d
JB		 2878{
2879 struct drm_device *dev = crtc->dev;
2880 struct drm_i915_private *dev_priv = dev->dev_private;
2881 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2882 int pipe = intel_crtc->pipe;
5eddb70b 2883 u32 reg, temp;
2c07245f 2884
c98e9dcf 2885 /* For PCH output, training FDI link */
674cf967 2886 dev_priv->display.fdi_link_train(crtc);
2c07245f 2887
92f2584a 2888 intel_enable_pch_pll(dev_priv, pipe);
8db9d77b 2889
c98e9dcf
JB		 2890 if (HAS_PCH_CPT(dev)) {
2891 /* Be sure PCH DPLL SEL is set */
2892 temp = I915_READ(PCH_DPLL_SEL);
5eddb70b 2893 if (pipe == 0 && (temp & TRANSA_DPLL_ENABLE) == 0)
c98e9dcf 2894 temp |= (TRANSA_DPLL_ENABLE | TRANSA_DPLLA_SEL);
5eddb70b 2895 else if (pipe == 1 && (temp & TRANSB_DPLL_ENABLE) == 0)
c98e9dcf 2896 temp |= (TRANSB_DPLL_ENABLE | TRANSB_DPLLB_SEL);
27f8227b
JB		 2897 else if (pipe == 2 && (temp & TRANSC_DPLL_ENABLE) == 0)
2898 temp |= (TRANSC_DPLL_ENABLE | TRANSC_DPLLB_SEL);
c98e9dcf 2899 I915_WRITE(PCH_DPLL_SEL, temp);
c98e9dcf 2900 }
5eddb70b 2901
d9b6cb56
JB		 2902 /* set transcoder timing, panel must allow it */
2903 assert_panel_unlocked(dev_priv, pipe);
5eddb70b
CW		 2904 I915_WRITE(TRANS_HTOTAL(pipe), I915_READ(HTOTAL(pipe)));
2905 I915_WRITE(TRANS_HBLANK(pipe), I915_READ(HBLANK(pipe)));
2906 I915_WRITE(TRANS_HSYNC(pipe), I915_READ(HSYNC(pipe)));
8db9d77b 2907
5eddb70b
CW		 2908 I915_WRITE(TRANS_VTOTAL(pipe), I915_READ(VTOTAL(pipe)));
2909 I915_WRITE(TRANS_VBLANK(pipe), I915_READ(VBLANK(pipe)));
2910 I915_WRITE(TRANS_VSYNC(pipe), I915_READ(VSYNC(pipe)));
8db9d77b 2911
5e84e1a4
ZW		 2912 intel_fdi_normal_train(crtc);
2913
c98e9dcf
JB		 2914 /* For PCH DP, enable TRANS_DP_CTL */
2915 if (HAS_PCH_CPT(dev) &&
2916 intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
9325c9f0 2917 u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) >> 5;
5eddb70b
CW		 2918 reg = TRANS_DP_CTL(pipe);
2919 temp = I915_READ(reg);
2920 temp &= ~(TRANS_DP_PORT_SEL_MASK |
220cad3c
EA		 2921 TRANS_DP_SYNC_MASK |
2922 TRANS_DP_BPC_MASK);
5eddb70b
CW		 2923 temp |= (TRANS_DP_OUTPUT_ENABLE |
2924 TRANS_DP_ENH_FRAMING);
9325c9f0 2925 temp |= bpc << 9; /* same format but at 11:9 */
c98e9dcf
JB		 2926
2927 if (crtc->mode.flags & DRM_MODE_FLAG_PHSYNC)
5eddb70b 2928 temp |= TRANS_DP_HSYNC_ACTIVE_HIGH;
c98e9dcf 2929 if (crtc->mode.flags & DRM_MODE_FLAG_PVSYNC)
5eddb70b 2930 temp |= TRANS_DP_VSYNC_ACTIVE_HIGH;
c98e9dcf
JB		 2931
2932 switch (intel_trans_dp_port_sel(crtc)) {
2933 case PCH_DP_B:
5eddb70b 2934 temp |= TRANS_DP_PORT_SEL_B;
c98e9dcf
JB		 2935 break;
2936 case PCH_DP_C:
5eddb70b 2937 temp |= TRANS_DP_PORT_SEL_C;
c98e9dcf
JB		 2938 break;
2939 case PCH_DP_D:
5eddb70b 2940 temp |= TRANS_DP_PORT_SEL_D;
c98e9dcf
JB		 2941 break;
2942 default:
2943 DRM_DEBUG_KMS("Wrong PCH DP port return. Guess port B\n");
5eddb70b 2944 temp |= TRANS_DP_PORT_SEL_B;
c98e9dcf 2945 break;
32f9d658 2946 }
2c07245f 2947
5eddb70b 2948 I915_WRITE(reg, temp);
6be4a607 2949 }
b52eb4dc 2950
040484af 2951 intel_enable_transcoder(dev_priv, pipe);
f67a559d
JB		 2952}
2953
2954static void ironlake_crtc_enable(struct drm_crtc *crtc)
2955{
2956 struct drm_device *dev = crtc->dev;
2957 struct drm_i915_private *dev_priv = dev->dev_private;
2958 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2959 int pipe = intel_crtc->pipe;
2960 int plane = intel_crtc->plane;
2961 u32 temp;
2962 bool is_pch_port;
2963
2964 if (intel_crtc->active)
2965 return;
2966
2967 intel_crtc->active = true;
2968 intel_update_watermarks(dev);
2969
2970 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
2971 temp = I915_READ(PCH_LVDS);
2972 if ((temp & LVDS_PORT_EN) == 0)
2973 I915_WRITE(PCH_LVDS, temp | LVDS_PORT_EN);
2974 }
2975
2976 is_pch_port = intel_crtc_driving_pch(crtc);
2977
2978 if (is_pch_port)
357555c0 2979 ironlake_fdi_pll_enable(crtc);
f67a559d
JB		 2980 else
2981 ironlake_fdi_disable(crtc);
2982
2983 /* Enable panel fitting for LVDS */
2984 if (dev_priv->pch_pf_size &&
2985 (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) || HAS_eDP)) {
2986 /* Force use of hard-coded filter coefficients
2987 * as some pre-programmed values are broken,
2988 * e.g. x201.
2989 */
9db4a9c7
JB		 2990 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3);
2991 I915_WRITE(PF_WIN_POS(pipe), dev_priv->pch_pf_pos);
2992 I915_WRITE(PF_WIN_SZ(pipe), dev_priv->pch_pf_size);
f67a559d
JB		 2993 }
2994
9c54c0dd
JB		 2995 /*
2996 * On ILK+ LUT must be loaded before the pipe is running but with
2997 * clocks enabled
2998 */
2999 intel_crtc_load_lut(crtc);
3000
f67a559d
JB		 3001 intel_enable_pipe(dev_priv, pipe, is_pch_port);
3002 intel_enable_plane(dev_priv, plane, pipe);
3003
3004 if (is_pch_port)
3005 ironlake_pch_enable(crtc);
c98e9dcf 3006
d1ebd816 3007 mutex_lock(&dev->struct_mutex);
bed4a673 3008 intel_update_fbc(dev);
d1ebd816
BW		 3009 mutex_unlock(&dev->struct_mutex);
3010
6b383a7f 3011 intel_crtc_update_cursor(crtc, true);
6be4a607
JB		 3012}
3013
3014static void ironlake_crtc_disable(struct drm_crtc *crtc)
3015{
3016 struct drm_device *dev = crtc->dev;
3017 struct drm_i915_private *dev_priv = dev->dev_private;
3018 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3019 int pipe = intel_crtc->pipe;
3020 int plane = intel_crtc->plane;
5eddb70b 3021 u32 reg, temp;
b52eb4dc 3022
f7abfe8b
CW		 3023 if (!intel_crtc->active)
3024 return;
3025
e6c3a2a6 3026 intel_crtc_wait_for_pending_flips(crtc);
6be4a607 3027 drm_vblank_off(dev, pipe);
6b383a7f 3028 intel_crtc_update_cursor(crtc, false);
5eddb70b 3029
b24e7179 3030 intel_disable_plane(dev_priv, plane, pipe);
913d8d11 3031
973d04f9
CW		 3032 if (dev_priv->cfb_plane == plane)
3033 intel_disable_fbc(dev);
2c07245f 3034
b24e7179 3035 intel_disable_pipe(dev_priv, pipe);
32f9d658 3036
6be4a607 3037 /* Disable PF */
9db4a9c7
JB		 3038 I915_WRITE(PF_CTL(pipe), 0);
3039 I915_WRITE(PF_WIN_SZ(pipe), 0);
2c07245f 3040
0fc932b8 3041 ironlake_fdi_disable(crtc);
2c07245f 3042
47a05eca
JB		 3043 /* This is a horrible layering violation; we should be doing this in
3044 * the connector/encoder ->prepare instead, but we don't always have
3045 * enough information there about the config to know whether it will
3046 * actually be necessary or just cause undesired flicker.
3047 */
3048 intel_disable_pch_ports(dev_priv, pipe);
249c0e64 3049
040484af 3050 intel_disable_transcoder(dev_priv, pipe);
913d8d11 3051
6be4a607
JB		 3052 if (HAS_PCH_CPT(dev)) {
3053 /* disable TRANS_DP_CTL */
5eddb70b
CW		 3054 reg = TRANS_DP_CTL(pipe);
3055 temp = I915_READ(reg);
3056 temp &= ~(TRANS_DP_OUTPUT_ENABLE | TRANS_DP_PORT_SEL_MASK);
cb3543c6 3057 temp |= TRANS_DP_PORT_SEL_NONE;
5eddb70b 3058 I915_WRITE(reg, temp);
6be4a607
JB		 3059
3060 /* disable DPLL_SEL */
3061 temp = I915_READ(PCH_DPLL_SEL);
9db4a9c7
JB		 3062 switch (pipe) {
3063 case 0:
3064 temp &= ~(TRANSA_DPLL_ENABLE | TRANSA_DPLLA_SEL);
3065 break;
3066 case 1:
6be4a607 3067 temp &= ~(TRANSB_DPLL_ENABLE | TRANSB_DPLLB_SEL);
9db4a9c7
JB		 3068 break;
3069 case 2:
3070 /* FIXME: manage transcoder PLLs? */
3071 temp &= ~(TRANSC_DPLL_ENABLE | TRANSC_DPLLB_SEL);
3072 break;
3073 default:
3074 BUG(); /* wtf */
3075 }
6be4a607 3076 I915_WRITE(PCH_DPLL_SEL, temp);
6be4a607 3077 }
e3421a18 3078
6be4a607 3079 /* disable PCH DPLL */
92f2584a 3080 intel_disable_pch_pll(dev_priv, pipe);
8db9d77b 3081
6be4a607 3082 /* Switch from PCDclk to Rawclk */
5eddb70b
CW		 3083 reg = FDI_RX_CTL(pipe);
3084 temp = I915_READ(reg);
3085 I915_WRITE(reg, temp & ~FDI_PCDCLK);
8db9d77b 3086
6be4a607 3087 /* Disable CPU FDI TX PLL */
5eddb70b
CW		 3088 reg = FDI_TX_CTL(pipe);
3089 temp = I915_READ(reg);
3090 I915_WRITE(reg, temp & ~FDI_TX_PLL_ENABLE);
3091
3092 POSTING_READ(reg);
6be4a607 3093 udelay(100);
8db9d77b 3094
5eddb70b
CW		 3095 reg = FDI_RX_CTL(pipe);
3096 temp = I915_READ(reg);
3097 I915_WRITE(reg, temp & ~FDI_RX_PLL_ENABLE);
2c07245f 3098
6be4a607 3099 /* Wait for the clocks to turn off. */
5eddb70b 3100 POSTING_READ(reg);
6be4a607 3101 udelay(100);
6b383a7f 3102
f7abfe8b 3103 intel_crtc->active = false;
6b383a7f 3104 intel_update_watermarks(dev);
d1ebd816
BW		 3105
3106 mutex_lock(&dev->struct_mutex);
6b383a7f
CW		 3107 intel_update_fbc(dev);
3108 intel_clear_scanline_wait(dev);
d1ebd816 3109 mutex_unlock(&dev->struct_mutex);
6be4a607 3110}
1b3c7a47 3111
6be4a607
JB		 3112static void ironlake_crtc_dpms(struct drm_crtc *crtc, int mode)
3113{
3114 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3115 int pipe = intel_crtc->pipe;
3116 int plane = intel_crtc->plane;
8db9d77b 3117
6be4a607
JB		 3118 /* XXX: When our outputs are all unaware of DPMS modes other than off
3119 * and on, we should map those modes to DRM_MODE_DPMS_OFF in the CRTC.
3120 */
3121 switch (mode) {
3122 case DRM_MODE_DPMS_ON:
3123 case DRM_MODE_DPMS_STANDBY:
3124 case DRM_MODE_DPMS_SUSPEND:
3125 DRM_DEBUG_KMS("crtc %d/%d dpms on\n", pipe, plane);
3126 ironlake_crtc_enable(crtc);
3127 break;
1b3c7a47 3128
6be4a607
JB		 3129 case DRM_MODE_DPMS_OFF:
3130 DRM_DEBUG_KMS("crtc %d/%d dpms off\n", pipe, plane);
3131 ironlake_crtc_disable(crtc);
2c07245f
ZW		 3132 break;
3133 }
3134}
3135
02e792fb
DV		 3136static void intel_crtc_dpms_overlay(struct intel_crtc *intel_crtc, bool enable)
3137{
02e792fb 3138 if (!enable && intel_crtc->overlay) {
23f09ce3 3139 struct drm_device *dev = intel_crtc->base.dev;
ce453d81 3140 struct drm_i915_private *dev_priv = dev->dev_private;
03f77ea5 3141
23f09ce3 3142 mutex_lock(&dev->struct_mutex);
ce453d81
CW		 3143 dev_priv->mm.interruptible = false;
3144 (void) intel_overlay_switch_off(intel_crtc->overlay);
3145 dev_priv->mm.interruptible = true;
23f09ce3 3146 mutex_unlock(&dev->struct_mutex);
02e792fb 3147 }
02e792fb 3148
5dcdbcb0
CW		 3149 /* Let userspace switch the overlay on again. In most cases userspace
3150 * has to recompute where to put it anyway.
3151 */
02e792fb
DV		 3152}
3153
0b8765c6 3154static void i9xx_crtc_enable(struct drm_crtc *crtc)
79e53945
JB		 3155{
3156 struct drm_device *dev = crtc->dev;
79e53945
JB		 3157 struct drm_i915_private *dev_priv = dev->dev_private;
3158 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3159 int pipe = intel_crtc->pipe;
80824003 3160 int plane = intel_crtc->plane;
79e53945 3161
f7abfe8b
CW		 3162 if (intel_crtc->active)
3163 return;
3164
3165 intel_crtc->active = true;
6b383a7f
CW		 3166 intel_update_watermarks(dev);
3167
63d7bbe9 3168 intel_enable_pll(dev_priv, pipe);
040484af 3169 intel_enable_pipe(dev_priv, pipe, false);
b24e7179 3170 intel_enable_plane(dev_priv, plane, pipe);
79e53945 3171
0b8765c6 3172 intel_crtc_load_lut(crtc);
bed4a673 3173 intel_update_fbc(dev);
79e53945 3174
0b8765c6
JB		 3175 /* Give the overlay scaler a chance to enable if it's on this pipe */
3176 intel_crtc_dpms_overlay(intel_crtc, true);
6b383a7f 3177 intel_crtc_update_cursor(crtc, true);
0b8765c6 3178}
79e53945 3179
0b8765c6
JB		 3180static void i9xx_crtc_disable(struct drm_crtc *crtc)
3181{
3182 struct drm_device *dev = crtc->dev;
3183 struct drm_i915_private *dev_priv = dev->dev_private;
3184 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3185 int pipe = intel_crtc->pipe;
3186 int plane = intel_crtc->plane;
b690e96c 3187
f7abfe8b
CW		 3188 if (!intel_crtc->active)
3189 return;
3190
0b8765c6 3191 /* Give the overlay scaler a chance to disable if it's on this pipe */
e6c3a2a6
CW		 3192 intel_crtc_wait_for_pending_flips(crtc);
3193 drm_vblank_off(dev, pipe);
0b8765c6 3194 intel_crtc_dpms_overlay(intel_crtc, false);
6b383a7f 3195 intel_crtc_update_cursor(crtc, false);
0b8765c6 3196
973d04f9
CW		 3197 if (dev_priv->cfb_plane == plane)
3198 intel_disable_fbc(dev);
79e53945 3199
b24e7179 3200 intel_disable_plane(dev_priv, plane, pipe);
b24e7179 3201 intel_disable_pipe(dev_priv, pipe);
63d7bbe9 3202 intel_disable_pll(dev_priv, pipe);
0b8765c6 3203
f7abfe8b 3204 intel_crtc->active = false;
6b383a7f
CW		 3205 intel_update_fbc(dev);
3206 intel_update_watermarks(dev);
3207 intel_clear_scanline_wait(dev);
0b8765c6
JB		 3208}
3209
3210static void i9xx_crtc_dpms(struct drm_crtc *crtc, int mode)
3211{
3212 /* XXX: When our outputs are all unaware of DPMS modes other than off
3213 * and on, we should map those modes to DRM_MODE_DPMS_OFF in the CRTC.
3214 */
3215 switch (mode) {
3216 case DRM_MODE_DPMS_ON:
3217 case DRM_MODE_DPMS_STANDBY:
3218 case DRM_MODE_DPMS_SUSPEND:
3219 i9xx_crtc_enable(crtc);
3220 break;
3221 case DRM_MODE_DPMS_OFF:
3222 i9xx_crtc_disable(crtc);
79e53945
JB		 3223 break;
3224 }
2c07245f
ZW		 3225}
3226
3227/**
3228 * Sets the power management mode of the pipe and plane.
2c07245f
ZW		 3229 */
3230static void intel_crtc_dpms(struct drm_crtc *crtc, int mode)
3231{
3232 struct drm_device *dev = crtc->dev;
e70236a8 3233 struct drm_i915_private *dev_priv = dev->dev_private;
2c07245f
ZW		 3234 struct drm_i915_master_private *master_priv;
3235 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3236 int pipe = intel_crtc->pipe;
3237 bool enabled;
3238
032d2a0d
CW		 3239 if (intel_crtc->dpms_mode == mode)
3240 return;
3241
65655d4a 3242 intel_crtc->dpms_mode = mode;
debcaddc 3243
e70236a8 3244 dev_priv->display.dpms(crtc, mode);
79e53945
JB		 3245
3246 if (!dev->primary->master)
3247 return;
3248
3249 master_priv = dev->primary->master->driver_priv;
3250 if (!master_priv->sarea_priv)
3251 return;
3252
3253 enabled = crtc->enabled && mode != DRM_MODE_DPMS_OFF;
3254
3255 switch (pipe) {
3256 case 0:
3257 master_priv->sarea_priv->pipeA_w = enabled ? crtc->mode.hdisplay : 0;
3258 master_priv->sarea_priv->pipeA_h = enabled ? crtc->mode.vdisplay : 0;
3259 break;
3260 case 1:
3261 master_priv->sarea_priv->pipeB_w = enabled ? crtc->mode.hdisplay : 0;
3262 master_priv->sarea_priv->pipeB_h = enabled ? crtc->mode.vdisplay : 0;
3263 break;
3264 default:
9db4a9c7 3265 DRM_ERROR("Can't update pipe %c in SAREA\n", pipe_name(pipe));
79e53945
JB		 3266 break;
3267 }
79e53945
JB		 3268}
3269
cdd59983
CW		 3270static void intel_crtc_disable(struct drm_crtc *crtc)
3271{
3272 struct drm_crtc_helper_funcs *crtc_funcs = crtc->helper_private;
3273 struct drm_device *dev = crtc->dev;
3274
3275 crtc_funcs->dpms(crtc, DRM_MODE_DPMS_OFF);
3276
3277 if (crtc->fb) {
3278 mutex_lock(&dev->struct_mutex);
3279 i915_gem_object_unpin(to_intel_framebuffer(crtc->fb)->obj);
3280 mutex_unlock(&dev->struct_mutex);
3281 }
3282}
3283
7e7d76c3
JB		 3284/* Prepare for a mode set.
3285 *
3286 * Note we could be a lot smarter here. We need to figure out which outputs
3287 * will be enabled, which disabled (in short, how the config will changes)
3288 * and perform the minimum necessary steps to accomplish that, e.g. updating
3289 * watermarks, FBC configuration, making sure PLLs are programmed correctly,
3290 * panel fitting is in the proper state, etc.
3291 */
3292static void i9xx_crtc_prepare(struct drm_crtc *crtc)
79e53945 3293{
7e7d76c3 3294 i9xx_crtc_disable(crtc);
79e53945
JB		 3295}
3296
7e7d76c3 3297static void i9xx_crtc_commit(struct drm_crtc *crtc)
79e53945 3298{
7e7d76c3 3299 i9xx_crtc_enable(crtc);
7e7d76c3
JB		 3300}
3301
3302static void ironlake_crtc_prepare(struct drm_crtc *crtc)
3303{
7e7d76c3 3304 ironlake_crtc_disable(crtc);
7e7d76c3
JB		 3305}
3306
3307static void ironlake_crtc_commit(struct drm_crtc *crtc)
3308{
7e7d76c3 3309 ironlake_crtc_enable(crtc);
79e53945
JB		 3310}
3311
0206e353 3312void intel_encoder_prepare(struct drm_encoder *encoder)
79e53945
JB		 3313{
3314 struct drm_encoder_helper_funcs *encoder_funcs = encoder->helper_private;
3315 /* lvds has its own version of prepare see intel_lvds_prepare */
3316 encoder_funcs->dpms(encoder, DRM_MODE_DPMS_OFF);
3317}
3318
0206e353 3319void intel_encoder_commit(struct drm_encoder *encoder)
79e53945
JB		 3320{
3321 struct drm_encoder_helper_funcs *encoder_funcs = encoder->helper_private;
3322 /* lvds has its own version of commit see intel_lvds_commit */
3323 encoder_funcs->dpms(encoder, DRM_MODE_DPMS_ON);
3324}
3325
ea5b213a
CW		 3326void intel_encoder_destroy(struct drm_encoder *encoder)
3327{
4ef69c7a 3328 struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
ea5b213a 3329
ea5b213a
CW		 3330 drm_encoder_cleanup(encoder);
3331 kfree(intel_encoder);
3332}
3333
79e53945
JB		 3334static bool intel_crtc_mode_fixup(struct drm_crtc *crtc,
3335 struct drm_display_mode *mode,
3336 struct drm_display_mode *adjusted_mode)
3337{
2c07245f 3338 struct drm_device *dev = crtc->dev;
89749350 3339
bad720ff 3340 if (HAS_PCH_SPLIT(dev)) {
2c07245f 3341 /* FDI link clock is fixed at 2.7G */
2377b741
JB		 3342 if (mode->clock * 3 > IRONLAKE_FDI_FREQ * 4)
3343 return false;
2c07245f 3344 }
89749350
CW		 3345
3346 /* XXX some encoders set the crtcinfo, others don't.
3347 * Obviously we need some form of conflict resolution here...
3348 */
3349 if (adjusted_mode->crtc_htotal == 0)
3350 drm_mode_set_crtcinfo(adjusted_mode, 0);
3351
79e53945
JB		 3352 return true;
3353}
3354
e70236a8
JB		 3355static int i945_get_display_clock_speed(struct drm_device *dev)
3356{
3357 return 400000;
3358}
79e53945 3359
e70236a8 3360static int i915_get_display_clock_speed(struct drm_device *dev)
79e53945 3361{
e70236a8
JB		 3362 return 333000;
3363}
79e53945 3364
e70236a8
JB		 3365static int i9xx_misc_get_display_clock_speed(struct drm_device *dev)
3366{
3367 return 200000;
3368}
79e53945 3369
e70236a8
JB		 3370static int i915gm_get_display_clock_speed(struct drm_device *dev)
3371{
3372 u16 gcfgc = 0;
79e53945 3373
e70236a8
JB		 3374 pci_read_config_word(dev->pdev, GCFGC, &gcfgc);
3375
3376 if (gcfgc & GC_LOW_FREQUENCY_ENABLE)
3377 return 133000;
3378 else {
3379 switch (gcfgc & GC_DISPLAY_CLOCK_MASK) {
3380 case GC_DISPLAY_CLOCK_333_MHZ:
3381 return 333000;
3382 default:
3383 case GC_DISPLAY_CLOCK_190_200_MHZ:
3384 return 190000;
79e53945 3385 }
e70236a8
JB		 3386 }
3387}
3388
3389static int i865_get_display_clock_speed(struct drm_device *dev)
3390{
3391 return 266000;
3392}
3393
3394static int i855_get_display_clock_speed(struct drm_device *dev)
3395{
3396 u16 hpllcc = 0;
3397 /* Assume that the hardware is in the high speed state. This
3398 * should be the default.
3399 */
3400 switch (hpllcc & GC_CLOCK_CONTROL_MASK) {
3401 case GC_CLOCK_133_200:
3402 case GC_CLOCK_100_200:
3403 return 200000;
3404 case GC_CLOCK_166_250:
3405 return 250000;
3406 case GC_CLOCK_100_133:
79e53945 3407 return 133000;
e70236a8 3408 }
79e53945 3409
e70236a8
JB		 3410 /* Shouldn't happen */
3411 return 0;
3412}
79e53945 3413
e70236a8
JB		 3414static int i830_get_display_clock_speed(struct drm_device *dev)
3415{
3416 return 133000;
79e53945
JB		 3417}
3418
2c07245f
ZW		 3419struct fdi_m_n {
3420 u32 tu;
3421 u32 gmch_m;
3422 u32 gmch_n;
3423 u32 link_m;
3424 u32 link_n;
3425};
3426
3427static void
3428fdi_reduce_ratio(u32 *num, u32 *den)
3429{
3430 while (*num > 0xffffff || *den > 0xffffff) {
3431 *num >>= 1;
3432 *den >>= 1;
3433 }
3434}
3435
2c07245f 3436static void
f2b115e6
AJ		 3437ironlake_compute_m_n(int bits_per_pixel, int nlanes, int pixel_clock,
3438 int link_clock, struct fdi_m_n *m_n)
2c07245f 3439{
2c07245f
ZW		 3440 m_n->tu = 64; /* default size */
3441
22ed1113
CW		 3442 /* BUG_ON(pixel_clock > INT_MAX / 36); */
3443 m_n->gmch_m = bits_per_pixel * pixel_clock;
3444 m_n->gmch_n = link_clock * nlanes * 8;
2c07245f
ZW		 3445 fdi_reduce_ratio(&m_n->gmch_m, &m_n->gmch_n);
3446
22ed1113
CW		 3447 m_n->link_m = pixel_clock;
3448 m_n->link_n = link_clock;
2c07245f
ZW		 3449 fdi_reduce_ratio(&m_n->link_m, &m_n->link_n);
3450}
3451
3452
7662c8bd
SL		 3453struct intel_watermark_params {
3454 unsigned long fifo_size;
3455 unsigned long max_wm;
3456 unsigned long default_wm;
3457 unsigned long guard_size;
3458 unsigned long cacheline_size;
3459};
3460
f2b115e6 3461/* Pineview has different values for various configs */
d210246a 3462static const struct intel_watermark_params pineview_display_wm = {
f2b115e6
AJ		 3463 PINEVIEW_DISPLAY_FIFO,
3464 PINEVIEW_MAX_WM,
3465 PINEVIEW_DFT_WM,
3466 PINEVIEW_GUARD_WM,
3467 PINEVIEW_FIFO_LINE_SIZE
7662c8bd 3468};
d210246a 3469static const struct intel_watermark_params pineview_display_hplloff_wm = {
f2b115e6
AJ		 3470 PINEVIEW_DISPLAY_FIFO,
3471 PINEVIEW_MAX_WM,
3472 PINEVIEW_DFT_HPLLOFF_WM,
3473 PINEVIEW_GUARD_WM,
3474 PINEVIEW_FIFO_LINE_SIZE
7662c8bd 3475};
d210246a 3476static const struct intel_watermark_params pineview_cursor_wm = {
f2b115e6
AJ		 3477 PINEVIEW_CURSOR_FIFO,
3478 PINEVIEW_CURSOR_MAX_WM,
3479 PINEVIEW_CURSOR_DFT_WM,
3480 PINEVIEW_CURSOR_GUARD_WM,
3481 PINEVIEW_FIFO_LINE_SIZE,
7662c8bd 3482};
d210246a 3483static const struct intel_watermark_params pineview_cursor_hplloff_wm = {
f2b115e6
AJ		 3484 PINEVIEW_CURSOR_FIFO,
3485 PINEVIEW_CURSOR_MAX_WM,
3486 PINEVIEW_CURSOR_DFT_WM,
3487 PINEVIEW_CURSOR_GUARD_WM,
3488 PINEVIEW_FIFO_LINE_SIZE
7662c8bd 3489};
d210246a 3490static const struct intel_watermark_params g4x_wm_info = {
0e442c60
JB		 3491 G4X_FIFO_SIZE,
3492 G4X_MAX_WM,
3493 G4X_MAX_WM,
3494 2,
3495 G4X_FIFO_LINE_SIZE,
3496};
d210246a 3497static const struct intel_watermark_params g4x_cursor_wm_info = {
4fe5e611
ZY		 3498 I965_CURSOR_FIFO,
3499 I965_CURSOR_MAX_WM,
3500 I965_CURSOR_DFT_WM,
3501 2,
3502 G4X_FIFO_LINE_SIZE,
3503};
d210246a 3504static const struct intel_watermark_params i965_cursor_wm_info = {
4fe5e611
ZY		 3505 I965_CURSOR_FIFO,
3506 I965_CURSOR_MAX_WM,
3507 I965_CURSOR_DFT_WM,
3508 2,
3509 I915_FIFO_LINE_SIZE,
3510};
d210246a 3511static const struct intel_watermark_params i945_wm_info = {
dff33cfc 3512 I945_FIFO_SIZE,
7662c8bd
SL		 3513 I915_MAX_WM,
3514 1,
dff33cfc
JB		 3515 2,
3516 I915_FIFO_LINE_SIZE
7662c8bd 3517};
d210246a 3518static const struct intel_watermark_params i915_wm_info = {
dff33cfc 3519 I915_FIFO_SIZE,
7662c8bd
SL		 3520 I915_MAX_WM,
3521 1,
dff33cfc 3522 2,
7662c8bd
SL		 3523 I915_FIFO_LINE_SIZE
3524};
d210246a 3525static const struct intel_watermark_params i855_wm_info = {
7662c8bd
SL		 3526 I855GM_FIFO_SIZE,
3527 I915_MAX_WM,
3528 1,
dff33cfc 3529 2,
7662c8bd
SL		 3530 I830_FIFO_LINE_SIZE
3531};
d210246a 3532static const struct intel_watermark_params i830_wm_info = {
7662c8bd
SL		 3533 I830_FIFO_SIZE,
3534 I915_MAX_WM,
3535 1,
dff33cfc 3536 2,
7662c8bd
SL		 3537 I830_FIFO_LINE_SIZE
3538};
3539
d210246a 3540static const struct intel_watermark_params ironlake_display_wm_info = {
7f8a8569
ZW		 3541 ILK_DISPLAY_FIFO,
3542 ILK_DISPLAY_MAXWM,
3543 ILK_DISPLAY_DFTWM,
3544 2,
3545 ILK_FIFO_LINE_SIZE
3546};
d210246a 3547static const struct intel_watermark_params ironlake_cursor_wm_info = {
c936f44d
ZY		 3548 ILK_CURSOR_FIFO,
3549 ILK_CURSOR_MAXWM,
3550 ILK_CURSOR_DFTWM,
3551 2,
3552 ILK_FIFO_LINE_SIZE
3553};
d210246a 3554static const struct intel_watermark_params ironlake_display_srwm_info = {
7f8a8569
ZW		 3555 ILK_DISPLAY_SR_FIFO,
3556 ILK_DISPLAY_MAX_SRWM,
3557 ILK_DISPLAY_DFT_SRWM,
3558 2,
3559 ILK_FIFO_LINE_SIZE
3560};
d210246a 3561static const struct intel_watermark_params ironlake_cursor_srwm_info = {
7f8a8569
ZW		 3562 ILK_CURSOR_SR_FIFO,
3563 ILK_CURSOR_MAX_SRWM,
3564 ILK_CURSOR_DFT_SRWM,
3565 2,
3566 ILK_FIFO_LINE_SIZE
3567};
3568
d210246a 3569static const struct intel_watermark_params sandybridge_display_wm_info = {
1398261a
YL		 3570 SNB_DISPLAY_FIFO,
3571 SNB_DISPLAY_MAXWM,
3572 SNB_DISPLAY_DFTWM,
3573 2,
3574 SNB_FIFO_LINE_SIZE
3575};
d210246a 3576static const struct intel_watermark_params sandybridge_cursor_wm_info = {
1398261a
YL		 3577 SNB_CURSOR_FIFO,
3578 SNB_CURSOR_MAXWM,
3579 SNB_CURSOR_DFTWM,
3580 2,
3581 SNB_FIFO_LINE_SIZE
3582};
d210246a 3583static const struct intel_watermark_params sandybridge_display_srwm_info = {
1398261a
YL		 3584 SNB_DISPLAY_SR_FIFO,
3585 SNB_DISPLAY_MAX_SRWM,
3586 SNB_DISPLAY_DFT_SRWM,
3587 2,
3588 SNB_FIFO_LINE_SIZE
3589};
d210246a 3590static const struct intel_watermark_params sandybridge_cursor_srwm_info = {
1398261a
YL		 3591 SNB_CURSOR_SR_FIFO,
3592 SNB_CURSOR_MAX_SRWM,
3593 SNB_CURSOR_DFT_SRWM,
3594 2,
3595 SNB_FIFO_LINE_SIZE
3596};
3597
3598
dff33cfc
JB		 3599/**
3600 * intel_calculate_wm - calculate watermark level
3601 * @clock_in_khz: pixel clock
3602 * @wm: chip FIFO params
3603 * @pixel_size: display pixel size
3604 * @latency_ns: memory latency for the platform
3605 *
3606 * Calculate the watermark level (the level at which the display plane will
3607 * start fetching from memory again). Each chip has a different display
3608 * FIFO size and allocation, so the caller needs to figure that out and pass
3609 * in the correct intel_watermark_params structure.
3610 *
3611 * As the pixel clock runs, the FIFO will be drained at a rate that depends
3612 * on the pixel size. When it reaches the watermark level, it'll start
3613 * fetching FIFO line sized based chunks from memory until the FIFO fills
3614 * past the watermark point. If the FIFO drains completely, a FIFO underrun
3615 * will occur, and a display engine hang could result.
3616 */
7662c8bd 3617static unsigned long intel_calculate_wm(unsigned long clock_in_khz,
d210246a
CW		 3618 const struct intel_watermark_params *wm,
3619 int fifo_size,
7662c8bd
SL		 3620 int pixel_size,
3621 unsigned long latency_ns)
3622{
390c4dd4 3623 long entries_required, wm_size;
dff33cfc 3624
d660467c
JB		 3625 /*
3626 * Note: we need to make sure we don't overflow for various clock &
3627 * latency values.
3628 * clocks go from a few thousand to several hundred thousand.
3629 * latency is usually a few thousand
3630 */
3631 entries_required = ((clock_in_khz / 1000) * pixel_size * latency_ns) /
3632 1000;
8de9b311 3633 entries_required = DIV_ROUND_UP(entries_required, wm->cacheline_size);
7662c8bd 3634
bbb0aef5 3635 DRM_DEBUG_KMS("FIFO entries required for mode: %ld\n", entries_required);
dff33cfc 3636
d210246a 3637 wm_size = fifo_size - (entries_required + wm->guard_size);
dff33cfc 3638
bbb0aef5 3639 DRM_DEBUG_KMS("FIFO watermark level: %ld\n", wm_size);
7662c8bd 3640
390c4dd4
JB		 3641 /* Don't promote wm_size to unsigned... */
3642 if (wm_size > (long)wm->max_wm)
7662c8bd 3643 wm_size = wm->max_wm;
c3add4b6 3644 if (wm_size <= 0)
7662c8bd
SL		 3645 wm_size = wm->default_wm;
3646 return wm_size;
3647}
3648
3649struct cxsr_latency {
3650 int is_desktop;
95534263 3651 int is_ddr3;
7662c8bd
SL		 3652 unsigned long fsb_freq;
3653 unsigned long mem_freq;
3654 unsigned long display_sr;
3655 unsigned long display_hpll_disable;
3656 unsigned long cursor_sr;
3657 unsigned long cursor_hpll_disable;
3658};
3659
403c89ff 3660static const struct cxsr_latency cxsr_latency_table[] = {
95534263
LP		 3661 {1, 0, 800, 400, 3382, 33382, 3983, 33983}, /* DDR2-400 SC */
3662 {1, 0, 800, 667, 3354, 33354, 3807, 33807}, /* DDR2-667 SC */
3663 {1, 0, 800, 800, 3347, 33347, 3763, 33763}, /* DDR2-800 SC */
3664 {1, 1, 800, 667, 6420, 36420, 6873, 36873}, /* DDR3-667 SC */
3665 {1, 1, 800, 800, 5902, 35902, 6318, 36318}, /* DDR3-800 SC */
3666
3667 {1, 0, 667, 400, 3400, 33400, 4021, 34021}, /* DDR2-400 SC */
3668 {1, 0, 667, 667, 3372, 33372, 3845, 33845}, /* DDR2-667 SC */
3669 {1, 0, 667, 800, 3386, 33386, 3822, 33822}, /* DDR2-800 SC */
3670 {1, 1, 667, 667, 6438, 36438, 6911, 36911}, /* DDR3-667 SC */
3671 {1, 1, 667, 800, 5941, 35941, 6377, 36377}, /* DDR3-800 SC */
3672
3673 {1, 0, 400, 400, 3472, 33472, 4173, 34173}, /* DDR2-400 SC */
3674 {1, 0, 400, 667, 3443, 33443, 3996, 33996}, /* DDR2-667 SC */
3675 {1, 0, 400, 800, 3430, 33430, 3946, 33946}, /* DDR2-800 SC */
3676 {1, 1, 400, 667, 6509, 36509, 7062, 37062}, /* DDR3-667 SC */
3677 {1, 1, 400, 800, 5985, 35985, 6501, 36501}, /* DDR3-800 SC */
3678
3679 {0, 0, 800, 400, 3438, 33438, 4065, 34065}, /* DDR2-400 SC */
3680 {0, 0, 800, 667, 3410, 33410, 3889, 33889}, /* DDR2-667 SC */
3681 {0, 0, 800, 800, 3403, 33403, 3845, 33845}, /* DDR2-800 SC */
3682 {0, 1, 800, 667, 6476, 36476, 6955, 36955}, /* DDR3-667 SC */
3683 {0, 1, 800, 800, 5958, 35958, 6400, 36400}, /* DDR3-800 SC */
3684
3685 {0, 0, 667, 400, 3456, 33456, 4103, 34106}, /* DDR2-400 SC */
3686 {0, 0, 667, 667, 3428, 33428, 3927, 33927}, /* DDR2-667 SC */
3687 {0, 0, 667, 800, 3443, 33443, 3905, 33905}, /* DDR2-800 SC */
3688 {0, 1, 667, 667, 6494, 36494, 6993, 36993}, /* DDR3-667 SC */
3689 {0, 1, 667, 800, 5998, 35998, 6460, 36460}, /* DDR3-800 SC */
3690
3691 {0, 0, 400, 400, 3528, 33528, 4255, 34255}, /* DDR2-400 SC */
3692 {0, 0, 400, 667, 3500, 33500, 4079, 34079}, /* DDR2-667 SC */
3693 {0, 0, 400, 800, 3487, 33487, 4029, 34029}, /* DDR2-800 SC */
3694 {0, 1, 400, 667, 6566, 36566, 7145, 37145}, /* DDR3-667 SC */
3695 {0, 1, 400, 800, 6042, 36042, 6584, 36584}, /* DDR3-800 SC */
7662c8bd
SL		 3696};
3697
403c89ff
CW		 3698static const struct cxsr_latency *intel_get_cxsr_latency(int is_desktop,
3699 int is_ddr3,
3700 int fsb,
3701 int mem)
7662c8bd 3702{
403c89ff 3703 const struct cxsr_latency *latency;
7662c8bd 3704 int i;
7662c8bd
SL		 3705
3706 if (fsb == 0 || mem == 0)
3707 return NULL;
3708
3709 for (i = 0; i < ARRAY_SIZE(cxsr_latency_table); i++) {
3710 latency = &cxsr_latency_table[i];
3711 if (is_desktop == latency->is_desktop &&
95534263 3712 is_ddr3 == latency->is_ddr3 &&
decbbcda
JSR		 3713 fsb == latency->fsb_freq && mem == latency->mem_freq)
3714 return latency;
7662c8bd 3715 }
decbbcda 3716
28c97730 3717 DRM_DEBUG_KMS("Unknown FSB/MEM found, disable CxSR\n");
decbbcda
JSR		 3718
3719 return NULL;
7662c8bd
SL		 3720}
3721
f2b115e6 3722static void pineview_disable_cxsr(struct drm_device *dev)
7662c8bd
SL		 3723{
3724 struct drm_i915_private *dev_priv = dev->dev_private;
7662c8bd
SL		 3725
3726 /* deactivate cxsr */
3e33d94d 3727 I915_WRITE(DSPFW3, I915_READ(DSPFW3) & ~PINEVIEW_SELF_REFRESH_EN);
7662c8bd
SL		 3728}
3729
bcc24fb4
JB		 3730/*
3731 * Latency for FIFO fetches is dependent on several factors:
3732 * - memory configuration (speed, channels)
3733 * - chipset
3734 * - current MCH state
3735 * It can be fairly high in some situations, so here we assume a fairly
3736 * pessimal value. It's a tradeoff between extra memory fetches (if we
3737 * set this value too high, the FIFO will fetch frequently to stay full)
3738 * and power consumption (set it too low to save power and we might see
3739 * FIFO underruns and display "flicker").
3740 *
3741 * A value of 5us seems to be a good balance; safe for very low end
3742 * platforms but not overly aggressive on lower latency configs.
3743 */
69e302a9 3744static const int latency_ns = 5000;
7662c8bd 3745
e70236a8 3746static int i9xx_get_fifo_size(struct drm_device *dev, int plane)
dff33cfc
JB		 3747{
3748 struct drm_i915_private *dev_priv = dev->dev_private;
3749 uint32_t dsparb = I915_READ(DSPARB);
3750 int size;
3751
8de9b311
CW		 3752 size = dsparb & 0x7f;
3753 if (plane)
3754 size = ((dsparb >> DSPARB_CSTART_SHIFT) & 0x7f) - size;
dff33cfc 3755
28c97730 3756 DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
5eddb70b 3757 plane ? "B" : "A", size);
dff33cfc
JB		 3758
3759 return size;
3760}
7662c8bd 3761
e70236a8
JB		 3762static int i85x_get_fifo_size(struct drm_device *dev, int plane)
3763{
3764 struct drm_i915_private *dev_priv = dev->dev_private;
3765 uint32_t dsparb = I915_READ(DSPARB);
3766 int size;
3767
8de9b311
CW		 3768 size = dsparb & 0x1ff;
3769 if (plane)
3770 size = ((dsparb >> DSPARB_BEND_SHIFT) & 0x1ff) - size;
e70236a8 3771 size >>= 1; /* Convert to cachelines */
dff33cfc 3772
28c97730 3773 DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
5eddb70b 3774 plane ? "B" : "A", size);
dff33cfc
JB		 3775
3776 return size;
3777}
7662c8bd 3778
e70236a8
JB		 3779static int i845_get_fifo_size(struct drm_device *dev, int plane)
3780{
3781 struct drm_i915_private *dev_priv = dev->dev_private;
3782 uint32_t dsparb = I915_READ(DSPARB);
3783 int size;
3784
3785 size = dsparb & 0x7f;
3786 size >>= 2; /* Convert to cachelines */
3787
28c97730 3788 DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
5eddb70b
CW		 3789 plane ? "B" : "A",
3790 size);
e70236a8
JB		 3791
3792 return size;
3793}
3794
3795static int i830_get_fifo_size(struct drm_device *dev, int plane)
3796{
3797 struct drm_i915_private *dev_priv = dev->dev_private;
3798 uint32_t dsparb = I915_READ(DSPARB);
3799 int size;
3800
3801 size = dsparb & 0x7f;
3802 size >>= 1; /* Convert to cachelines */
3803
28c97730 3804 DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
5eddb70b 3805 plane ? "B" : "A", size);
e70236a8
JB		 3806
3807 return size;
3808}
3809
d210246a
CW		 3810static struct drm_crtc *single_enabled_crtc(struct drm_device *dev)
3811{
3812 struct drm_crtc *crtc, *enabled = NULL;
3813
3814 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
3815 if (crtc->enabled && crtc->fb) {
3816 if (enabled)
3817 return NULL;
3818 enabled = crtc;
3819 }
3820 }
3821
3822 return enabled;
3823}
3824
3825static void pineview_update_wm(struct drm_device *dev)
d4294342
ZY		 3826{
3827 struct drm_i915_private *dev_priv = dev->dev_private;
d210246a 3828 struct drm_crtc *crtc;
403c89ff 3829 const struct cxsr_latency *latency;
d4294342
ZY		 3830 u32 reg;
3831 unsigned long wm;
d4294342 3832
403c89ff 3833 latency = intel_get_cxsr_latency(IS_PINEVIEW_G(dev), dev_priv->is_ddr3,
95534263 3834 dev_priv->fsb_freq, dev_priv->mem_freq);
d4294342
ZY		 3835 if (!latency) {
3836 DRM_DEBUG_KMS("Unknown FSB/MEM found, disable CxSR\n");
3837 pineview_disable_cxsr(dev);
3838 return;
3839 }
3840
d210246a
CW		 3841 crtc = single_enabled_crtc(dev);
3842 if (crtc) {
3843 int clock = crtc->mode.clock;
3844 int pixel_size = crtc->fb->bits_per_pixel / 8;
d4294342
ZY		 3845
3846 /* Display SR */
d210246a
CW		 3847 wm = intel_calculate_wm(clock, &pineview_display_wm,
3848 pineview_display_wm.fifo_size,
d4294342
ZY		 3849 pixel_size, latency->display_sr);
3850 reg = I915_READ(DSPFW1);
3851 reg &= ~DSPFW_SR_MASK;
3852 reg |= wm << DSPFW_SR_SHIFT;
3853 I915_WRITE(DSPFW1, reg);
3854 DRM_DEBUG_KMS("DSPFW1 register is %x\n", reg);
3855
3856 /* cursor SR */
d210246a
CW		 3857 wm = intel_calculate_wm(clock, &pineview_cursor_wm,
3858 pineview_display_wm.fifo_size,
d4294342
ZY		 3859 pixel_size, latency->cursor_sr);
3860 reg = I915_READ(DSPFW3);
3861 reg &= ~DSPFW_CURSOR_SR_MASK;
3862 reg |= (wm & 0x3f) << DSPFW_CURSOR_SR_SHIFT;
3863 I915_WRITE(DSPFW3, reg);
3864
3865 /* Display HPLL off SR */
d210246a
CW		 3866 wm = intel_calculate_wm(clock, &pineview_display_hplloff_wm,
3867 pineview_display_hplloff_wm.fifo_size,
d4294342
ZY		 3868 pixel_size, latency->display_hpll_disable);
3869 reg = I915_READ(DSPFW3);
3870 reg &= ~DSPFW_HPLL_SR_MASK;
3871 reg |= wm & DSPFW_HPLL_SR_MASK;
3872 I915_WRITE(DSPFW3, reg);
3873
3874 /* cursor HPLL off SR */
d210246a
CW		 3875 wm = intel_calculate_wm(clock, &pineview_cursor_hplloff_wm,
3876 pineview_display_hplloff_wm.fifo_size,
d4294342
ZY		 3877 pixel_size, latency->cursor_hpll_disable);
3878 reg = I915_READ(DSPFW3);
3879 reg &= ~DSPFW_HPLL_CURSOR_MASK;
3880 reg |= (wm & 0x3f) << DSPFW_HPLL_CURSOR_SHIFT;
3881 I915_WRITE(DSPFW3, reg);
3882 DRM_DEBUG_KMS("DSPFW3 register is %x\n", reg);
3883
3884 /* activate cxsr */
3e33d94d
CW		 3885 I915_WRITE(DSPFW3,
3886 I915_READ(DSPFW3) | PINEVIEW_SELF_REFRESH_EN);
d4294342
ZY		 3887 DRM_DEBUG_KMS("Self-refresh is enabled\n");
3888 } else {
3889 pineview_disable_cxsr(dev);
3890 DRM_DEBUG_KMS("Self-refresh is disabled\n");
3891 }
3892}
3893
417ae147
CW		 3894static bool g4x_compute_wm0(struct drm_device *dev,
3895 int plane,
3896 const struct intel_watermark_params *display,
3897 int display_latency_ns,
3898 const struct intel_watermark_params *cursor,
3899 int cursor_latency_ns,
3900 int *plane_wm,
3901 int *cursor_wm)
3902{
3903 struct drm_crtc *crtc;
3904 int htotal, hdisplay, clock, pixel_size;
3905 int line_time_us, line_count;
3906 int entries, tlb_miss;
3907
3908 crtc = intel_get_crtc_for_plane(dev, plane);
5c72d064
CW		 3909 if (crtc->fb == NULL || !crtc->enabled) {
3910 *cursor_wm = cursor->guard_size;
3911 *plane_wm = display->guard_size;
417ae147 3912 return false;
5c72d064 3913 }
417ae147
CW		 3914
3915 htotal = crtc->mode.htotal;
3916 hdisplay = crtc->mode.hdisplay;
3917 clock = crtc->mode.clock;
3918 pixel_size = crtc->fb->bits_per_pixel / 8;
3919
3920 /* Use the small buffer method to calculate plane watermark */
3921 entries = ((clock * pixel_size / 1000) * display_latency_ns) / 1000;
3922 tlb_miss = display->fifo_size*display->cacheline_size - hdisplay * 8;
3923 if (tlb_miss > 0)
3924 entries += tlb_miss;
3925 entries = DIV_ROUND_UP(entries, display->cacheline_size);
3926 *plane_wm = entries + display->guard_size;
3927 if (*plane_wm > (int)display->max_wm)
3928 *plane_wm = display->max_wm;
3929
3930 /* Use the large buffer method to calculate cursor watermark */
3931 line_time_us = ((htotal * 1000) / clock);
3932 line_count = (cursor_latency_ns / line_time_us + 1000) / 1000;
3933 entries = line_count * 64 * pixel_size;
3934 tlb_miss = cursor->fifo_size*cursor->cacheline_size - hdisplay * 8;
3935 if (tlb_miss > 0)
3936 entries += tlb_miss;
3937 entries = DIV_ROUND_UP(entries, cursor->cacheline_size);
3938 *cursor_wm = entries + cursor->guard_size;
3939 if (*cursor_wm > (int)cursor->max_wm)
3940 *cursor_wm = (int)cursor->max_wm;
3941
3942 return true;
3943}
3944
3945/*
3946 * Check the wm result.
3947 *
3948 * If any calculated watermark values is larger than the maximum value that
3949 * can be programmed into the associated watermark register, that watermark
3950 * must be disabled.
3951 */
3952static bool g4x_check_srwm(struct drm_device *dev,
3953 int display_wm, int cursor_wm,
3954 const struct intel_watermark_params *display,
3955 const struct intel_watermark_params *cursor)
652c393a 3956{
417ae147
CW		 3957 DRM_DEBUG_KMS("SR watermark: display plane %d, cursor %d\n",
3958 display_wm, cursor_wm);
652c393a 3959
417ae147 3960 if (display_wm > display->max_wm) {
bbb0aef5 3961 DRM_DEBUG_KMS("display watermark is too large(%d/%ld), disabling\n",
417ae147
CW		 3962 display_wm, display->max_wm);
3963 return false;
3964 }
0e442c60 3965
417ae147 3966 if (cursor_wm > cursor->max_wm) {
bbb0aef5 3967 DRM_DEBUG_KMS("cursor watermark is too large(%d/%ld), disabling\n",
417ae147
CW		 3968 cursor_wm, cursor->max_wm);
3969 return false;
3970 }
0e442c60 3971
417ae147
CW		 3972 if (!(display_wm || cursor_wm)) {
3973 DRM_DEBUG_KMS("SR latency is 0, disabling\n");
3974 return false;
3975 }
0e442c60 3976
417ae147
CW		 3977 return true;
3978}
0e442c60 3979
417ae147 3980static bool g4x_compute_srwm(struct drm_device *dev,
d210246a
CW		 3981 int plane,
3982 int latency_ns,
417ae147
CW		 3983 const struct intel_watermark_params *display,
3984 const struct intel_watermark_params *cursor,
3985 int *display_wm, int *cursor_wm)
3986{
d210246a
CW		 3987 struct drm_crtc *crtc;
3988 int hdisplay, htotal, pixel_size, clock;
417ae147
CW		 3989 unsigned long line_time_us;
3990 int line_count, line_size;
3991 int small, large;
3992 int entries;
0e442c60 3993
417ae147
CW		 3994 if (!latency_ns) {
3995 *display_wm = *cursor_wm = 0;
3996 return false;
3997 }
0e442c60 3998
d210246a
CW		 3999 crtc = intel_get_crtc_for_plane(dev, plane);
4000 hdisplay = crtc->mode.hdisplay;
4001 htotal = crtc->mode.htotal;
4002 clock = crtc->mode.clock;
4003 pixel_size = crtc->fb->bits_per_pixel / 8;
4004
417ae147
CW		 4005 line_time_us = (htotal * 1000) / clock;
4006 line_count = (latency_ns / line_time_us + 1000) / 1000;
4007 line_size = hdisplay * pixel_size;
0e442c60 4008
417ae147
CW		 4009 /* Use the minimum of the small and large buffer method for primary */
4010 small = ((clock * pixel_size / 1000) * latency_ns) / 1000;
4011 large = line_count * line_size;
0e442c60 4012
417ae147
CW		 4013 entries = DIV_ROUND_UP(min(small, large), display->cacheline_size);
4014 *display_wm = entries + display->guard_size;
4fe5e611 4015
417ae147
CW		 4016 /* calculate the self-refresh watermark for display cursor */
4017 entries = line_count * pixel_size * 64;
4018 entries = DIV_ROUND_UP(entries, cursor->cacheline_size);
4019 *cursor_wm = entries + cursor->guard_size;
4fe5e611 4020
417ae147
CW		 4021 return g4x_check_srwm(dev,
4022 *display_wm, *cursor_wm,
4023 display, cursor);
4024}
4fe5e611 4025
7ccb4a53 4026#define single_plane_enabled(mask) is_power_of_2(mask)
d210246a
CW		 4027
4028static void g4x_update_wm(struct drm_device *dev)
417ae147
CW		 4029{
4030 static const int sr_latency_ns = 12000;
4031 struct drm_i915_private *dev_priv = dev->dev_private;
4032 int planea_wm, planeb_wm, cursora_wm, cursorb_wm;
d210246a
CW		 4033 int plane_sr, cursor_sr;
4034 unsigned int enabled = 0;
417ae147
CW		 4035
4036 if (g4x_compute_wm0(dev, 0,
4037 &g4x_wm_info, latency_ns,
4038 &g4x_cursor_wm_info, latency_ns,
4039 &planea_wm, &cursora_wm))
d210246a 4040 enabled |= 1;
417ae147
CW		 4041
4042 if (g4x_compute_wm0(dev, 1,
4043 &g4x_wm_info, latency_ns,
4044 &g4x_cursor_wm_info, latency_ns,
4045 &planeb_wm, &cursorb_wm))
d210246a 4046 enabled |= 2;
417ae147
CW		 4047
4048 plane_sr = cursor_sr = 0;
d210246a
CW		 4049 if (single_plane_enabled(enabled) &&
4050 g4x_compute_srwm(dev, ffs(enabled) - 1,
4051 sr_latency_ns,
417ae147
CW		 4052 &g4x_wm_info,
4053 &g4x_cursor_wm_info,
4054 &plane_sr, &cursor_sr))
0e442c60 4055 I915_WRITE(FW_BLC_SELF, FW_BLC_SELF_EN);
417ae147
CW		 4056 else
4057 I915_WRITE(FW_BLC_SELF,
4058 I915_READ(FW_BLC_SELF) & ~FW_BLC_SELF_EN);
0e442c60 4059
308977ac
CW		 4060 DRM_DEBUG_KMS("Setting FIFO watermarks - A: plane=%d, cursor=%d, B: plane=%d, cursor=%d, SR: plane=%d, cursor=%d\n",
4061 planea_wm, cursora_wm,
4062 planeb_wm, cursorb_wm,
4063 plane_sr, cursor_sr);
0e442c60 4064
417ae147
CW		 4065 I915_WRITE(DSPFW1,
4066 (plane_sr << DSPFW_SR_SHIFT) |
0e442c60 4067 (cursorb_wm << DSPFW_CURSORB_SHIFT) |
417ae147
CW		 4068 (planeb_wm << DSPFW_PLANEB_SHIFT) |
4069 planea_wm);
4070 I915_WRITE(DSPFW2,
4071 (I915_READ(DSPFW2) & DSPFW_CURSORA_MASK) |
0e442c60
JB		 4072 (cursora_wm << DSPFW_CURSORA_SHIFT));
4073 /* HPLL off in SR has some issues on G4x... disable it */
417ae147
CW		 4074 I915_WRITE(DSPFW3,
4075 (I915_READ(DSPFW3) & ~DSPFW_HPLL_SR_EN) |
0e442c60 4076 (cursor_sr << DSPFW_CURSOR_SR_SHIFT));
652c393a
JB		 4077}
4078
d210246a 4079static void i965_update_wm(struct drm_device *dev)
7662c8bd
SL		 4080{
4081 struct drm_i915_private *dev_priv = dev->dev_private;
d210246a
CW		 4082 struct drm_crtc *crtc;
4083 int srwm = 1;
4fe5e611 4084 int cursor_sr = 16;
1dc7546d
JB		 4085
4086 /* Calc sr entries for one plane configs */
d210246a
CW		 4087 crtc = single_enabled_crtc(dev);
4088 if (crtc) {
1dc7546d 4089 /* self-refresh has much higher latency */
69e302a9 4090 static const int sr_latency_ns = 12000;
d210246a
CW		 4091 int clock = crtc->mode.clock;
4092 int htotal = crtc->mode.htotal;
4093 int hdisplay = crtc->mode.hdisplay;
4094 int pixel_size = crtc->fb->bits_per_pixel / 8;
4095 unsigned long line_time_us;
4096 int entries;
1dc7546d 4097
d210246a 4098 line_time_us = ((htotal * 1000) / clock);
1dc7546d
JB		 4099
4100 /* Use ns/us then divide to preserve precision */
d210246a
CW		 4101 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *
4102 pixel_size * hdisplay;
4103 entries = DIV_ROUND_UP(entries, I915_FIFO_LINE_SIZE);
d210246a 4104 srwm = I965_FIFO_SIZE - entries;
1dc7546d
JB		 4105 if (srwm < 0)
4106 srwm = 1;
1b07e04e 4107 srwm &= 0x1ff;
308977ac
CW		 4108 DRM_DEBUG_KMS("self-refresh entries: %d, wm: %d\n",
4109 entries, srwm);
4fe5e611 4110
d210246a 4111 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *
5eddb70b 4112 pixel_size * 64;
d210246a 4113 entries = DIV_ROUND_UP(entries,
8de9b311 4114 i965_cursor_wm_info.cacheline_size);
4fe5e611 4115 cursor_sr = i965_cursor_wm_info.fifo_size -
d210246a 4116 (entries + i965_cursor_wm_info.guard_size);
4fe5e611
ZY		 4117
4118 if (cursor_sr > i965_cursor_wm_info.max_wm)
4119 cursor_sr = i965_cursor_wm_info.max_wm;
4120
4121 DRM_DEBUG_KMS("self-refresh watermark: display plane %d "
4122 "cursor %d\n", srwm, cursor_sr);
4123
a6c45cf0 4124 if (IS_CRESTLINE(dev))
adcdbc66 4125 I915_WRITE(FW_BLC_SELF, FW_BLC_SELF_EN);
33c5fd12
DJ		 4126 } else {
4127 /* Turn off self refresh if both pipes are enabled */
a6c45cf0 4128 if (IS_CRESTLINE(dev))
adcdbc66
JB		 4129 I915_WRITE(FW_BLC_SELF, I915_READ(FW_BLC_SELF)
4130 & ~FW_BLC_SELF_EN);
1dc7546d 4131 }
7662c8bd 4132
1dc7546d
JB		 4133 DRM_DEBUG_KMS("Setting FIFO watermarks - A: 8, B: 8, C: 8, SR %d\n",
4134 srwm);
7662c8bd
SL		 4135
4136 /* 965 has limitations... */
417ae147
CW		 4137 I915_WRITE(DSPFW1, (srwm << DSPFW_SR_SHIFT) |
4138 (8 << 16) | (8 << 8) | (8 << 0));
7662c8bd 4139 I915_WRITE(DSPFW2, (8 << 8) | (8 << 0));
4fe5e611
ZY		 4140 /* update cursor SR watermark */
4141 I915_WRITE(DSPFW3, (cursor_sr << DSPFW_CURSOR_SR_SHIFT));
7662c8bd
SL		 4142}
4143
d210246a 4144static void i9xx_update_wm(struct drm_device *dev)
7662c8bd
SL		 4145{
4146 struct drm_i915_private *dev_priv = dev->dev_private;
d210246a 4147 const struct intel_watermark_params *wm_info;
dff33cfc
JB		 4148 uint32_t fwater_lo;
4149 uint32_t fwater_hi;
d210246a
CW		 4150 int cwm, srwm = 1;
4151 int fifo_size;
dff33cfc 4152 int planea_wm, planeb_wm;
d210246a 4153 struct drm_crtc *crtc, *enabled = NULL;
7662c8bd 4154
72557b4f 4155 if (IS_I945GM(dev))
d210246a 4156 wm_info = &i945_wm_info;
a6c45cf0 4157 else if (!IS_GEN2(dev))
d210246a 4158 wm_info = &i915_wm_info;
7662c8bd 4159 else
d210246a
CW		 4160 wm_info = &i855_wm_info;
4161
4162 fifo_size = dev_priv->display.get_fifo_size(dev, 0);
4163 crtc = intel_get_crtc_for_plane(dev, 0);
4164 if (crtc->enabled && crtc->fb) {
4165 planea_wm = intel_calculate_wm(crtc->mode.clock,
4166 wm_info, fifo_size,
4167 crtc->fb->bits_per_pixel / 8,
4168 latency_ns);
4169 enabled = crtc;
4170 } else
4171 planea_wm = fifo_size - wm_info->guard_size;
4172
4173 fifo_size = dev_priv->display.get_fifo_size(dev, 1);
4174 crtc = intel_get_crtc_for_plane(dev, 1);
4175 if (crtc->enabled && crtc->fb) {
4176 planeb_wm = intel_calculate_wm(crtc->mode.clock,
4177 wm_info, fifo_size,
4178 crtc->fb->bits_per_pixel / 8,
4179 latency_ns);
4180 if (enabled == NULL)
4181 enabled = crtc;
4182 else
4183 enabled = NULL;
4184 } else
4185 planeb_wm = fifo_size - wm_info->guard_size;
7662c8bd 4186
28c97730 4187 DRM_DEBUG_KMS("FIFO watermarks - A: %d, B: %d\n", planea_wm, planeb_wm);
7662c8bd
SL		 4188
4189 /*
4190 * Overlay gets an aggressive default since video jitter is bad.
4191 */
4192 cwm = 2;
4193
18b2190c
AL		 4194 /* Play safe and disable self-refresh before adjusting watermarks. */
4195 if (IS_I945G(dev) || IS_I945GM(dev))
4196 I915_WRITE(FW_BLC_SELF, FW_BLC_SELF_EN_MASK | 0);
4197 else if (IS_I915GM(dev))
4198 I915_WRITE(INSTPM, I915_READ(INSTPM) & ~INSTPM_SELF_EN);
4199
dff33cfc 4200 /* Calc sr entries for one plane configs */
d210246a 4201 if (HAS_FW_BLC(dev) && enabled) {
dff33cfc 4202 /* self-refresh has much higher latency */
69e302a9 4203 static const int sr_latency_ns = 6000;
d210246a
CW		 4204 int clock = enabled->mode.clock;
4205 int htotal = enabled->mode.htotal;
4206 int hdisplay = enabled->mode.hdisplay;
4207 int pixel_size = enabled->fb->bits_per_pixel / 8;
4208 unsigned long line_time_us;
4209 int entries;
dff33cfc 4210
d210246a 4211 line_time_us = (htotal * 1000) / clock;
dff33cfc
JB		 4212
4213 /* Use ns/us then divide to preserve precision */
d210246a
CW		 4214 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *
4215 pixel_size * hdisplay;
4216 entries = DIV_ROUND_UP(entries, wm_info->cacheline_size);
4217 DRM_DEBUG_KMS("self-refresh entries: %d\n", entries);
4218 srwm = wm_info->fifo_size - entries;
dff33cfc
JB		 4219 if (srwm < 0)
4220 srwm = 1;
ee980b80
LP		 4221
4222 if (IS_I945G(dev) || IS_I945GM(dev))
18b2190c
AL		 4223 I915_WRITE(FW_BLC_SELF,
4224 FW_BLC_SELF_FIFO_MASK | (srwm & 0xff));
4225 else if (IS_I915GM(dev))
ee980b80 4226 I915_WRITE(FW_BLC_SELF, srwm & 0x3f);
7662c8bd
SL		 4227 }
4228
28c97730 4229 DRM_DEBUG_KMS("Setting FIFO watermarks - A: %d, B: %d, C: %d, SR %d\n",
5eddb70b 4230 planea_wm, planeb_wm, cwm, srwm);
7662c8bd 4231
dff33cfc
JB		 4232 fwater_lo = ((planeb_wm & 0x3f) << 16) | (planea_wm & 0x3f);
4233 fwater_hi = (cwm & 0x1f);
4234
4235 /* Set request length to 8 cachelines per fetch */
4236 fwater_lo = fwater_lo | (1 << 24) | (1 << 8);
4237 fwater_hi = fwater_hi | (1 << 8);
7662c8bd
SL		 4238
4239 I915_WRITE(FW_BLC, fwater_lo);
4240 I915_WRITE(FW_BLC2, fwater_hi);
18b2190c 4241
d210246a
CW		 4242 if (HAS_FW_BLC(dev)) {
4243 if (enabled) {
4244 if (IS_I945G(dev) || IS_I945GM(dev))
4245 I915_WRITE(FW_BLC_SELF,
4246 FW_BLC_SELF_EN_MASK | FW_BLC_SELF_EN);
4247 else if (IS_I915GM(dev))
4248 I915_WRITE(INSTPM, I915_READ(INSTPM) | INSTPM_SELF_EN);
4249 DRM_DEBUG_KMS("memory self refresh enabled\n");
4250 } else
4251 DRM_DEBUG_KMS("memory self refresh disabled\n");
4252 }
7662c8bd
SL		 4253}
4254
d210246a 4255static void i830_update_wm(struct drm_device *dev)
7662c8bd
SL		 4256{
4257 struct drm_i915_private *dev_priv = dev->dev_private;
d210246a
CW		 4258 struct drm_crtc *crtc;
4259 uint32_t fwater_lo;
dff33cfc 4260 int planea_wm;
7662c8bd 4261
d210246a
CW		 4262 crtc = single_enabled_crtc(dev);
4263 if (crtc == NULL)
4264 return;
7662c8bd 4265
d210246a
CW		 4266 planea_wm = intel_calculate_wm(crtc->mode.clock, &i830_wm_info,
4267 dev_priv->display.get_fifo_size(dev, 0),
4268 crtc->fb->bits_per_pixel / 8,
4269 latency_ns);
4270 fwater_lo = I915_READ(FW_BLC) & ~0xfff;
f3601326
JB		 4271 fwater_lo |= (3<<8) | planea_wm;
4272
28c97730 4273 DRM_DEBUG_KMS("Setting FIFO watermarks - A: %d\n", planea_wm);
7662c8bd
SL		 4274
4275 I915_WRITE(FW_BLC, fwater_lo);
4276}
4277
7f8a8569 4278#define ILK_LP0_PLANE_LATENCY 700
c936f44d 4279#define ILK_LP0_CURSOR_LATENCY 1300
7f8a8569 4280
1398261a
YL		 4281/*
4282 * Check the wm result.
4283 *
4284 * If any calculated watermark values is larger than the maximum value that
4285 * can be programmed into the associated watermark register, that watermark
4286 * must be disabled.
1398261a 4287 */
b79d4990
JB		 4288static bool ironlake_check_srwm(struct drm_device *dev, int level,
4289 int fbc_wm, int display_wm, int cursor_wm,
4290 const struct intel_watermark_params *display,
4291 const struct intel_watermark_params *cursor)
1398261a
YL		 4292{
4293 struct drm_i915_private *dev_priv = dev->dev_private;
4294
4295 DRM_DEBUG_KMS("watermark %d: display plane %d, fbc lines %d,"
4296 " cursor %d\n", level, display_wm, fbc_wm, cursor_wm);
4297
4298 if (fbc_wm > SNB_FBC_MAX_SRWM) {
4299 DRM_DEBUG_KMS("fbc watermark(%d) is too large(%d), disabling wm%d+\n",
b79d4990 4300 fbc_wm, SNB_FBC_MAX_SRWM, level);
1398261a
YL		 4301
4302 /* fbc has it's own way to disable FBC WM */
4303 I915_WRITE(DISP_ARB_CTL,
4304 I915_READ(DISP_ARB_CTL) | DISP_FBC_WM_DIS);
4305 return false;
4306 }
4307
b79d4990 4308 if (display_wm > display->max_wm) {
1398261a 4309 DRM_DEBUG_KMS("display watermark(%d) is too large(%d), disabling wm%d+\n",
b79d4990 4310 display_wm, SNB_DISPLAY_MAX_SRWM, level);
1398261a
YL		 4311 return false;
4312 }
4313
b79d4990 4314 if (cursor_wm > cursor->max_wm) {
1398261a 4315 DRM_DEBUG_KMS("cursor watermark(%d) is too large(%d), disabling wm%d+\n",
b79d4990 4316 cursor_wm, SNB_CURSOR_MAX_SRWM, level);
1398261a
YL		 4317 return false;
4318 }
4319
4320 if (!(fbc_wm || display_wm || cursor_wm)) {
4321 DRM_DEBUG_KMS("latency %d is 0, disabling wm%d+\n", level, level);
4322 return false;
4323 }
4324
4325 return true;
4326}
4327
4328/*
4329 * Compute watermark values of WM[1-3],
4330 */
d210246a
CW		 4331static bool ironlake_compute_srwm(struct drm_device *dev, int level, int plane,
4332 int latency_ns,
b79d4990
JB		 4333 const struct intel_watermark_params *display,
4334 const struct intel_watermark_params *cursor,
4335 int *fbc_wm, int *display_wm, int *cursor_wm)
1398261a 4336{
d210246a 4337 struct drm_crtc *crtc;
1398261a 4338 unsigned long line_time_us;
d210246a 4339 int hdisplay, htotal, pixel_size, clock;
b79d4990 4340 int line_count, line_size;
1398261a
YL		 4341 int small, large;
4342 int entries;
1398261a
YL		 4343
4344 if (!latency_ns) {
4345 *fbc_wm = *display_wm = *cursor_wm = 0;
4346 return false;
4347 }
4348
d210246a
CW		 4349 crtc = intel_get_crtc_for_plane(dev, plane);
4350 hdisplay = crtc->mode.hdisplay;
4351 htotal = crtc->mode.htotal;
4352 clock = crtc->mode.clock;
4353 pixel_size = crtc->fb->bits_per_pixel / 8;
4354
1398261a
YL		 4355 line_time_us = (htotal * 1000) / clock;
4356 line_count = (latency_ns / line_time_us + 1000) / 1000;
4357 line_size = hdisplay * pixel_size;
4358
4359 /* Use the minimum of the small and large buffer method for primary */
4360 small = ((clock * pixel_size / 1000) * latency_ns) / 1000;
4361 large = line_count * line_size;
4362
b79d4990
JB		 4363 entries = DIV_ROUND_UP(min(small, large), display->cacheline_size);
4364 *display_wm = entries + display->guard_size;
1398261a
YL		 4365
4366 /*
b79d4990 4367 * Spec says:
1398261a
YL		 4368 * FBC WM = ((Final Primary WM * 64) / number of bytes per line) + 2
4369 */
4370 *fbc_wm = DIV_ROUND_UP(*display_wm * 64, line_size) + 2;
4371
4372 /* calculate the self-refresh watermark for display cursor */
4373 entries = line_count * pixel_size * 64;
b79d4990
JB		 4374 entries = DIV_ROUND_UP(entries, cursor->cacheline_size);
4375 *cursor_wm = entries + cursor->guard_size;
1398261a 4376
b79d4990
JB		 4377 return ironlake_check_srwm(dev, level,
4378 *fbc_wm, *display_wm, *cursor_wm,
4379 display, cursor);
4380}
4381
d210246a 4382static void ironlake_update_wm(struct drm_device *dev)
b79d4990
JB		 4383{
4384 struct drm_i915_private *dev_priv = dev->dev_private;
d210246a
CW		 4385 int fbc_wm, plane_wm, cursor_wm;
4386 unsigned int enabled;
b79d4990
JB		 4387
4388 enabled = 0;
9f405100
CW		 4389 if (g4x_compute_wm0(dev, 0,
4390 &ironlake_display_wm_info,
4391 ILK_LP0_PLANE_LATENCY,
4392 &ironlake_cursor_wm_info,
4393 ILK_LP0_CURSOR_LATENCY,
4394 &plane_wm, &cursor_wm)) {
b79d4990
JB		 4395 I915_WRITE(WM0_PIPEA_ILK,
4396 (plane_wm << WM0_PIPE_PLANE_SHIFT) | cursor_wm);
4397 DRM_DEBUG_KMS("FIFO watermarks For pipe A -"
4398 " plane %d, " "cursor: %d\n",
4399 plane_wm, cursor_wm);
d210246a 4400 enabled |= 1;
b79d4990
JB		 4401 }
4402
9f405100
CW		 4403 if (g4x_compute_wm0(dev, 1,
4404 &ironlake_display_wm_info,
4405 ILK_LP0_PLANE_LATENCY,
4406 &ironlake_cursor_wm_info,
4407 ILK_LP0_CURSOR_LATENCY,
4408 &plane_wm, &cursor_wm)) {
b79d4990
JB		 4409 I915_WRITE(WM0_PIPEB_ILK,
4410 (plane_wm << WM0_PIPE_PLANE_SHIFT) | cursor_wm);
4411 DRM_DEBUG_KMS("FIFO watermarks For pipe B -"
4412 " plane %d, cursor: %d\n",
4413 plane_wm, cursor_wm);
d210246a 4414 enabled |= 2;
b79d4990
JB		 4415 }
4416
4417 /*
4418 * Calculate and update the self-refresh watermark only when one
4419 * display plane is used.
4420 */
4421 I915_WRITE(WM3_LP_ILK, 0);
4422 I915_WRITE(WM2_LP_ILK, 0);
4423 I915_WRITE(WM1_LP_ILK, 0);
4424
d210246a 4425 if (!single_plane_enabled(enabled))
b79d4990 4426 return;
d210246a 4427 enabled = ffs(enabled) - 1;
b79d4990
JB		 4428
4429 /* WM1 */
d210246a
CW		 4430 if (!ironlake_compute_srwm(dev, 1, enabled,
4431 ILK_READ_WM1_LATENCY() * 500,
b79d4990
JB		 4432 &ironlake_display_srwm_info,
4433 &ironlake_cursor_srwm_info,
4434 &fbc_wm, &plane_wm, &cursor_wm))
4435 return;
4436
4437 I915_WRITE(WM1_LP_ILK,
4438 WM1_LP_SR_EN |
4439 (ILK_READ_WM1_LATENCY() << WM1_LP_LATENCY_SHIFT) |
4440 (fbc_wm << WM1_LP_FBC_SHIFT) |
4441 (plane_wm << WM1_LP_SR_SHIFT) |
4442 cursor_wm);
4443
4444 /* WM2 */
d210246a
CW		 4445 if (!ironlake_compute_srwm(dev, 2, enabled,
4446 ILK_READ_WM2_LATENCY() * 500,
b79d4990
JB		 4447 &ironlake_display_srwm_info,
4448 &ironlake_cursor_srwm_info,
4449 &fbc_wm, &plane_wm, &cursor_wm))
4450 return;
4451
4452 I915_WRITE(WM2_LP_ILK,
4453 WM2_LP_EN |
4454 (ILK_READ_WM2_LATENCY() << WM1_LP_LATENCY_SHIFT) |
4455 (fbc_wm << WM1_LP_FBC_SHIFT) |
4456 (plane_wm << WM1_LP_SR_SHIFT) |
4457 cursor_wm);
4458
4459 /*
4460 * WM3 is unsupported on ILK, probably because we don't have latency
4461 * data for that power state
4462 */
1398261a
YL		 4463}
4464
d210246a 4465static void sandybridge_update_wm(struct drm_device *dev)
1398261a
YL		 4466{
4467 struct drm_i915_private *dev_priv = dev->dev_private;
a0fa62d3 4468 int latency = SNB_READ_WM0_LATENCY() * 100; /* In unit 0.1us */
d210246a
CW		 4469 int fbc_wm, plane_wm, cursor_wm;
4470 unsigned int enabled;
1398261a
YL		 4471
4472 enabled = 0;
9f405100
CW		 4473 if (g4x_compute_wm0(dev, 0,
4474 &sandybridge_display_wm_info, latency,
4475 &sandybridge_cursor_wm_info, latency,
4476 &plane_wm, &cursor_wm)) {
1398261a
YL		 4477 I915_WRITE(WM0_PIPEA_ILK,
4478 (plane_wm << WM0_PIPE_PLANE_SHIFT) | cursor_wm);
4479 DRM_DEBUG_KMS("FIFO watermarks For pipe A -"
4480 " plane %d, " "cursor: %d\n",
4481 plane_wm, cursor_wm);
d210246a 4482 enabled |= 1;
1398261a
YL		 4483 }
4484
9f405100
CW		 4485 if (g4x_compute_wm0(dev, 1,
4486 &sandybridge_display_wm_info, latency,
4487 &sandybridge_cursor_wm_info, latency,
4488 &plane_wm, &cursor_wm)) {
1398261a
YL		 4489 I915_WRITE(WM0_PIPEB_ILK,
4490 (plane_wm << WM0_PIPE_PLANE_SHIFT) | cursor_wm);
4491 DRM_DEBUG_KMS("FIFO watermarks For pipe B -"
4492 " plane %d, cursor: %d\n",
4493 plane_wm, cursor_wm);
d210246a 4494 enabled |= 2;
1398261a
YL		 4495 }
4496
4497 /*
4498 * Calculate and update the self-refresh watermark only when one
4499 * display plane is used.
4500 *
4501 * SNB support 3 levels of watermark.
4502 *
4503 * WM1/WM2/WM2 watermarks have to be enabled in the ascending order,
4504 * and disabled in the descending order
4505 *
4506 */
4507 I915_WRITE(WM3_LP_ILK, 0);
4508 I915_WRITE(WM2_LP_ILK, 0);
4509 I915_WRITE(WM1_LP_ILK, 0);
4510
d210246a 4511 if (!single_plane_enabled(enabled))
1398261a 4512 return;
d210246a 4513 enabled = ffs(enabled) - 1;
1398261a
YL		 4514
4515 /* WM1 */
d210246a
CW		 4516 if (!ironlake_compute_srwm(dev, 1, enabled,
4517 SNB_READ_WM1_LATENCY() * 500,
b79d4990
JB		 4518 &sandybridge_display_srwm_info,
4519 &sandybridge_cursor_srwm_info,
4520 &fbc_wm, &plane_wm, &cursor_wm))
1398261a
YL		 4521 return;
4522
4523 I915_WRITE(WM1_LP_ILK,
4524 WM1_LP_SR_EN |
4525 (SNB_READ_WM1_LATENCY() << WM1_LP_LATENCY_SHIFT) |
4526 (fbc_wm << WM1_LP_FBC_SHIFT) |
4527 (plane_wm << WM1_LP_SR_SHIFT) |
4528 cursor_wm);
4529
4530 /* WM2 */
d210246a
CW		 4531 if (!ironlake_compute_srwm(dev, 2, enabled,
4532 SNB_READ_WM2_LATENCY() * 500,
b79d4990
JB		 4533 &sandybridge_display_srwm_info,
4534 &sandybridge_cursor_srwm_info,
4535 &fbc_wm, &plane_wm, &cursor_wm))
1398261a
YL		 4536 return;
4537
4538 I915_WRITE(WM2_LP_ILK,
4539 WM2_LP_EN |
4540 (SNB_READ_WM2_LATENCY() << WM1_LP_LATENCY_SHIFT) |
4541 (fbc_wm << WM1_LP_FBC_SHIFT) |
4542 (plane_wm << WM1_LP_SR_SHIFT) |
4543 cursor_wm);
4544
4545 /* WM3 */
d210246a
CW		 4546 if (!ironlake_compute_srwm(dev, 3, enabled,
4547 SNB_READ_WM3_LATENCY() * 500,
b79d4990
JB		 4548 &sandybridge_display_srwm_info,
4549 &sandybridge_cursor_srwm_info,
4550 &fbc_wm, &plane_wm, &cursor_wm))
1398261a
YL		 4551 return;
4552
4553 I915_WRITE(WM3_LP_ILK,
4554 WM3_LP_EN |
4555 (SNB_READ_WM3_LATENCY() << WM1_LP_LATENCY_SHIFT) |
4556 (fbc_wm << WM1_LP_FBC_SHIFT) |
4557 (plane_wm << WM1_LP_SR_SHIFT) |
4558 cursor_wm);
4559}
4560
7662c8bd
SL		 4561/**
4562 * intel_update_watermarks - update FIFO watermark values based on current modes
4563 *
4564 * Calculate watermark values for the various WM regs based on current mode
4565 * and plane configuration.
4566 *
4567 * There are several cases to deal with here:
4568 * - normal (i.e. non-self-refresh)
4569 * - self-refresh (SR) mode
4570 * - lines are large relative to FIFO size (buffer can hold up to 2)
4571 * - lines are small relative to FIFO size (buffer can hold more than 2
4572 * lines), so need to account for TLB latency
4573 *
4574 * The normal calculation is:
4575 * watermark = dotclock * bytes per pixel * latency
4576 * where latency is platform & configuration dependent (we assume pessimal
4577 * values here).
4578 *
4579 * The SR calculation is:
4580 * watermark = (trunc(latency/line time)+1) * surface width *
4581 * bytes per pixel
4582 * where
4583 * line time = htotal / dotclock
fa143215 4584 * surface width = hdisplay for normal plane and 64 for cursor
7662c8bd
SL		 4585 * and latency is assumed to be high, as above.
4586 *
4587 * The final value programmed to the register should always be rounded up,
4588 * and include an extra 2 entries to account for clock crossings.
4589 *
4590 * We don't use the sprite, so we can ignore that. And on Crestline we have
4591 * to set the non-SR watermarks to 8.
5eddb70b 4592 */
7662c8bd
SL		 4593static void intel_update_watermarks(struct drm_device *dev)
4594{
e70236a8 4595 struct drm_i915_private *dev_priv = dev->dev_private;
7662c8bd 4596
d210246a
CW		 4597 if (dev_priv->display.update_wm)
4598 dev_priv->display.update_wm(dev);
7662c8bd
SL		 4599}
4600
a7615030
CW		 4601static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv)
4602{
72bbe58c
KP		 4603 if (i915_panel_use_ssc >= 0)
4604 return i915_panel_use_ssc != 0;
4605 return dev_priv->lvds_use_ssc
435793df 4606 && !(dev_priv->quirks & QUIRK_LVDS_SSC_DISABLE);
a7615030
CW		 4607}
4608
5a354204
JB		 4609/**
4610 * intel_choose_pipe_bpp_dither - figure out what color depth the pipe should send
4611 * @crtc: CRTC structure
4612 *
4613 * A pipe may be connected to one or more outputs. Based on the depth of the
4614 * attached framebuffer, choose a good color depth to use on the pipe.
4615 *
4616 * If possible, match the pipe depth to the fb depth. In some cases, this
4617 * isn't ideal, because the connected output supports a lesser or restricted
4618 * set of depths. Resolve that here:
4619 * LVDS typically supports only 6bpc, so clamp down in that case
4620 * HDMI supports only 8bpc or 12bpc, so clamp to 8bpc with dither for 10bpc
4621 * Displays may support a restricted set as well, check EDID and clamp as
4622 * appropriate.
4623 *
4624 * RETURNS:
4625 * Dithering requirement (i.e. false if display bpc and pipe bpc match,
4626 * true if they don't match).
4627 */
4628static bool intel_choose_pipe_bpp_dither(struct drm_crtc *crtc,
4629 unsigned int *pipe_bpp)
4630{
4631 struct drm_device *dev = crtc->dev;
4632 struct drm_i915_private *dev_priv = dev->dev_private;
4633 struct drm_encoder *encoder;
4634 struct drm_connector *connector;
4635 unsigned int display_bpc = UINT_MAX, bpc;
4636
4637 /* Walk the encoders & connectors on this crtc, get min bpc */
4638 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
4639 struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
4640
4641 if (encoder->crtc != crtc)
4642 continue;
4643
4644 if (intel_encoder->type == INTEL_OUTPUT_LVDS) {
4645 unsigned int lvds_bpc;
4646
4647 if ((I915_READ(PCH_LVDS) & LVDS_A3_POWER_MASK) ==
4648 LVDS_A3_POWER_UP)
4649 lvds_bpc = 8;
4650 else
4651 lvds_bpc = 6;
4652
4653 if (lvds_bpc < display_bpc) {
4654 DRM_DEBUG_DRIVER("clamping display bpc (was %d) to LVDS (%d)\n", display_bpc, lvds_bpc);
4655 display_bpc = lvds_bpc;
4656 }
4657 continue;
4658 }
4659
4660 if (intel_encoder->type == INTEL_OUTPUT_EDP) {
4661 /* Use VBT settings if we have an eDP panel */
4662 unsigned int edp_bpc = dev_priv->edp.bpp / 3;
4663
4664 if (edp_bpc < display_bpc) {
4665 DRM_DEBUG_DRIVER("clamping display bpc (was %d) to eDP (%d)\n", display_bpc, edp_bpc);
4666 display_bpc = edp_bpc;
4667 }
4668 continue;
4669 }
4670
4671 /* Not one of the known troublemakers, check the EDID */
4672 list_for_each_entry(connector, &dev->mode_config.connector_list,
4673 head) {
4674 if (connector->encoder != encoder)
4675 continue;
4676
62ac41a6
JB		 4677 /* Don't use an invalid EDID bpc value */
4678 if (connector->display_info.bpc &&
4679 connector->display_info.bpc < display_bpc) {
5a354204
JB		 4680 DRM_DEBUG_DRIVER("clamping display bpc (was %d) to EDID reported max of %d\n", display_bpc, connector->display_info.bpc);
4681 display_bpc = connector->display_info.bpc;
4682 }
4683 }
4684
4685 /*
4686 * HDMI is either 12 or 8, so if the display lets 10bpc sneak
4687 * through, clamp it down. (Note: >12bpc will be caught below.)
4688 */
4689 if (intel_encoder->type == INTEL_OUTPUT_HDMI) {
4690 if (display_bpc > 8 && display_bpc < 12) {
4691 DRM_DEBUG_DRIVER("forcing bpc to 12 for HDMI\n");
4692 display_bpc = 12;
4693 } else {
4694 DRM_DEBUG_DRIVER("forcing bpc to 8 for HDMI\n");
4695 display_bpc = 8;
4696 }
4697 }
4698 }
4699
4700 /*
4701 * We could just drive the pipe at the highest bpc all the time and
4702 * enable dithering as needed, but that costs bandwidth. So choose
4703 * the minimum value that expresses the full color range of the fb but
4704 * also stays within the max display bpc discovered above.
4705 */
4706
4707 switch (crtc->fb->depth) {
4708 case 8:
4709 bpc = 8; /* since we go through a colormap */
4710 break;
4711 case 15:
4712 case 16:
4713 bpc = 6; /* min is 18bpp */
4714 break;
4715 case 24:
578393cd 4716 bpc = 8;
5a354204
JB		 4717 break;
4718 case 30:
578393cd 4719 bpc = 10;
5a354204
JB		 4720 break;
4721 case 48:
578393cd 4722 bpc = 12;
5a354204
JB		 4723 break;
4724 default:
4725 DRM_DEBUG("unsupported depth, assuming 24 bits\n");
4726 bpc = min((unsigned int)8, display_bpc);
4727 break;
4728 }
4729
578393cd
KP		 4730 display_bpc = min(display_bpc, bpc);
4731
5a354204
JB		 4732 DRM_DEBUG_DRIVER("setting pipe bpc to %d (max display bpc %d)\n",
4733 bpc, display_bpc);
4734
578393cd 4735 *pipe_bpp = display_bpc * 3;
5a354204
JB		 4736
4737 return display_bpc != bpc;
4738}
4739
f564048e
EA		 4740static int i9xx_crtc_mode_set(struct drm_crtc *crtc,
4741 struct drm_display_mode *mode,
4742 struct drm_display_mode *adjusted_mode,
4743 int x, int y,
4744 struct drm_framebuffer *old_fb)
79e53945
JB		 4745{
4746 struct drm_device *dev = crtc->dev;
4747 struct drm_i915_private *dev_priv = dev->dev_private;
4748 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4749 int pipe = intel_crtc->pipe;
80824003 4750 int plane = intel_crtc->plane;
c751ce4f 4751 int refclk, num_connectors = 0;
652c393a 4752 intel_clock_t clock, reduced_clock;
5eddb70b 4753 u32 dpll, fp = 0, fp2 = 0, dspcntr, pipeconf;
652c393a 4754 bool ok, has_reduced_clock = false, is_sdvo = false, is_dvo = false;
a4fc5ed6 4755 bool is_crt = false, is_lvds = false, is_tv = false, is_dp = false;
79e53945 4756 struct drm_mode_config *mode_config = &dev->mode_config;
5eddb70b 4757 struct intel_encoder *encoder;
d4906093 4758 const intel_limit_t *limit;
5c3b82e2 4759 int ret;
fae14981 4760 u32 temp;
aa9b500d 4761 u32 lvds_sync = 0;
79e53945 4762
5eddb70b
CW		 4763 list_for_each_entry(encoder, &mode_config->encoder_list, base.head) {
4764 if (encoder->base.crtc != crtc)
79e53945
JB		 4765 continue;
4766
5eddb70b 4767 switch (encoder->type) {
79e53945
JB		 4768 case INTEL_OUTPUT_LVDS:
4769 is_lvds = true;
4770 break;
4771 case INTEL_OUTPUT_SDVO:
7d57382e 4772 case INTEL_OUTPUT_HDMI:
79e53945 4773 is_sdvo = true;
5eddb70b 4774 if (encoder->needs_tv_clock)
e2f0ba97 4775 is_tv = true;
79e53945
JB		 4776 break;
4777 case INTEL_OUTPUT_DVO:
4778 is_dvo = true;
4779 break;
4780 case INTEL_OUTPUT_TVOUT:
4781 is_tv = true;
4782 break;
4783 case INTEL_OUTPUT_ANALOG:
4784 is_crt = true;
4785 break;
a4fc5ed6
KP		 4786 case INTEL_OUTPUT_DISPLAYPORT:
4787 is_dp = true;
4788 break;
79e53945 4789 }
43565a06 4790
c751ce4f 4791 num_connectors++;
79e53945
JB		 4792 }
4793
a7615030 4794 if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
43565a06 4795 refclk = dev_priv->lvds_ssc_freq * 1000;
28c97730 4796 DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n",
5eddb70b 4797 refclk / 1000);
a6c45cf0 4798 } else if (!IS_GEN2(dev)) {
79e53945
JB		 4799 refclk = 96000;
4800 } else {
4801 refclk = 48000;
4802 }
4803
d4906093
ML		 4804 /*
4805 * Returns a set of divisors for the desired target clock with the given
4806 * refclk, or FALSE. The returned values represent the clock equation:
4807 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
4808 */
1b894b59 4809 limit = intel_limit(crtc, refclk);
d4906093 4810 ok = limit->find_pll(limit, crtc, adjusted_mode->clock, refclk, &clock);
79e53945
JB		 4811 if (!ok) {
4812 DRM_ERROR("Couldn't find PLL settings for mode!\n");
5c3b82e2 4813 return -EINVAL;
79e53945
JB		 4814 }
4815
cda4b7d3 4816 /* Ensure that the cursor is valid for the new mode before changing... */
6b383a7f 4817 intel_crtc_update_cursor(crtc, true);
cda4b7d3 4818
ddc9003c
ZY		 4819 if (is_lvds && dev_priv->lvds_downclock_avail) {
4820 has_reduced_clock = limit->find_pll(limit, crtc,
5eddb70b
CW		 4821 dev_priv->lvds_downclock,
4822 refclk,
4823 &reduced_clock);
18f9ed12
ZY		 4824 if (has_reduced_clock && (clock.p != reduced_clock.p)) {
4825 /*
4826 * If the different P is found, it means that we can't
4827 * switch the display clock by using the FP0/FP1.
4828 * In such case we will disable the LVDS downclock
4829 * feature.
4830 */
4831 DRM_DEBUG_KMS("Different P is found for "
5eddb70b 4832 "LVDS clock/downclock\n");
18f9ed12
ZY		 4833 has_reduced_clock = 0;
4834 }
652c393a 4835 }
7026d4ac
ZW		 4836 /* SDVO TV has fixed PLL values depend on its clock range,
4837 this mirrors vbios setting. */
4838 if (is_sdvo && is_tv) {
4839 if (adjusted_mode->clock >= 100000
5eddb70b 4840 && adjusted_mode->clock < 140500) {
7026d4ac
ZW		 4841 clock.p1 = 2;
4842 clock.p2 = 10;
4843 clock.n = 3;
4844 clock.m1 = 16;
4845 clock.m2 = 8;
4846 } else if (adjusted_mode->clock >= 140500
5eddb70b 4847 && adjusted_mode->clock <= 200000) {
7026d4ac
ZW		 4848 clock.p1 = 1;
4849 clock.p2 = 10;
4850 clock.n = 6;
4851 clock.m1 = 12;
4852 clock.m2 = 8;
4853 }
4854 }
4855
f2b115e6 4856 if (IS_PINEVIEW(dev)) {
2177832f 4857 fp = (1 << clock.n) << 16 | clock.m1 << 8 | clock.m2;
652c393a
JB		 4858 if (has_reduced_clock)
4859 fp2 = (1 << reduced_clock.n) << 16 |
4860 reduced_clock.m1 << 8 | reduced_clock.m2;
4861 } else {
2177832f 4862 fp = clock.n << 16 | clock.m1 << 8 | clock.m2;
652c393a
JB		 4863 if (has_reduced_clock)
4864 fp2 = reduced_clock.n << 16 | reduced_clock.m1 << 8 |
4865 reduced_clock.m2;
4866 }
79e53945 4867
929c77fb 4868 dpll = DPLL_VGA_MODE_DIS;
2c07245f 4869
a6c45cf0 4870 if (!IS_GEN2(dev)) {
79e53945
JB		 4871 if (is_lvds)
4872 dpll |= DPLLB_MODE_LVDS;
4873 else
4874 dpll |= DPLLB_MODE_DAC_SERIAL;
4875 if (is_sdvo) {
6c9547ff
CW		 4876 int pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
4877 if (pixel_multiplier > 1) {
4878 if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev))
4879 dpll |= (pixel_multiplier - 1) << SDVO_MULTIPLIER_SHIFT_HIRES;
6c9547ff 4880 }
79e53945 4881 dpll |= DPLL_DVO_HIGH_SPEED;
79e53945 4882 }
929c77fb 4883 if (is_dp)
a4fc5ed6 4884 dpll |= DPLL_DVO_HIGH_SPEED;
79e53945
JB		 4885
4886 /* compute bitmask from p1 value */
f2b115e6
AJ		 4887 if (IS_PINEVIEW(dev))
4888 dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW;
2c07245f 4889 else {
2177832f 4890 dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
652c393a
JB		 4891 if (IS_G4X(dev) && has_reduced_clock)
4892 dpll |= (1 << (reduced_clock.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
2c07245f 4893 }
79e53945
JB		 4894 switch (clock.p2) {
4895 case 5:
4896 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
4897 break;
4898 case 7:
4899 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
4900 break;
4901 case 10:
4902 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
4903 break;
4904 case 14:
4905 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
4906 break;
4907 }
929c77fb 4908 if (INTEL_INFO(dev)->gen >= 4)
79e53945
JB		 4909 dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT);
4910 } else {
4911 if (is_lvds) {
4912 dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4913 } else {
4914 if (clock.p1 == 2)
4915 dpll |= PLL_P1_DIVIDE_BY_TWO;
4916 else
4917 dpll |= (clock.p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4918 if (clock.p2 == 4)
4919 dpll |= PLL_P2_DIVIDE_BY_4;
4920 }
4921 }
4922
43565a06
KH		 4923 if (is_sdvo && is_tv)
4924 dpll |= PLL_REF_INPUT_TVCLKINBC;
4925 else if (is_tv)
79e53945 4926 /* XXX: just matching BIOS for now */
43565a06 4927 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
79e53945 4928 dpll |= 3;
a7615030 4929 else if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2)
43565a06 4930 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
79e53945
JB		 4931 else
4932 dpll |= PLL_REF_INPUT_DREFCLK;
4933
4934 /* setup pipeconf */
5eddb70b 4935 pipeconf = I915_READ(PIPECONF(pipe));
79e53945
JB		 4936
4937 /* Set up the display plane register */
4938 dspcntr = DISPPLANE_GAMMA_ENABLE;
4939
f2b115e6 4940 /* Ironlake's plane is forced to pipe, bit 24 is to
2c07245f 4941 enable color space conversion */
929c77fb
EA		 4942 if (pipe == 0)
4943 dspcntr &= ~DISPPLANE_SEL_PIPE_MASK;
4944 else
4945 dspcntr |= DISPPLANE_SEL_PIPE_B;
79e53945 4946
a6c45cf0 4947 if (pipe == 0 && INTEL_INFO(dev)->gen < 4) {
79e53945
JB		 4948 /* Enable pixel doubling when the dot clock is > 90% of the (display)
4949 * core speed.
4950 *
4951 * XXX: No double-wide on 915GM pipe B. Is that the only reason for the
4952 * pipe == 0 check?
4953 */
e70236a8
JB		 4954 if (mode->clock >
4955 dev_priv->display.get_display_clock_speed(dev) * 9 / 10)
5eddb70b 4956 pipeconf |= PIPECONF_DOUBLE_WIDE;
79e53945 4957 else
5eddb70b 4958 pipeconf &= ~PIPECONF_DOUBLE_WIDE;
79e53945
JB		 4959 }
4960
929c77fb 4961 dpll |= DPLL_VCO_ENABLE;
8d86dc6a 4962
28c97730 4963 DRM_DEBUG_KMS("Mode for pipe %c:\n", pipe == 0 ? 'A' : 'B');
79e53945
JB		 4964 drm_mode_debug_printmodeline(mode);
4965
fae14981
EA		 4966 I915_WRITE(FP0(pipe), fp);
4967 I915_WRITE(DPLL(pipe), dpll & ~DPLL_VCO_ENABLE);
5eddb70b 4968
fae14981 4969 POSTING_READ(DPLL(pipe));
c713bb08 4970 udelay(150);
8db9d77b 4971
79e53945
JB		 4972 /* The LVDS pin pair needs to be on before the DPLLs are enabled.
4973 * This is an exception to the general rule that mode_set doesn't turn
4974 * things on.
4975 */
4976 if (is_lvds) {
fae14981 4977 temp = I915_READ(LVDS);
5eddb70b 4978 temp |= LVDS_PORT_EN | LVDS_A0A2_CLKA_POWER_UP;
b3b095b3 4979 if (pipe == 1) {
929c77fb 4980 temp |= LVDS_PIPEB_SELECT;
b3b095b3 4981 } else {
929c77fb 4982 temp &= ~LVDS_PIPEB_SELECT;
b3b095b3 4983 }
a3e17eb8 4984 /* set the corresponsding LVDS_BORDER bit */
5eddb70b 4985 temp |= dev_priv->lvds_border_bits;
79e53945
JB		 4986 /* Set the B0-B3 data pairs corresponding to whether we're going to
4987 * set the DPLLs for dual-channel mode or not.
4988 */
4989 if (clock.p2 == 7)
5eddb70b 4990 temp |= LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP;
79e53945 4991 else
5eddb70b 4992 temp &= ~(LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP);
79e53945
JB		 4993
4994 /* It would be nice to set 24 vs 18-bit mode (LVDS_A3_POWER_UP)
4995 * appropriately here, but we need to look more thoroughly into how
4996 * panels behave in the two modes.
4997 */
929c77fb
EA		 4998 /* set the dithering flag on LVDS as needed */
4999 if (INTEL_INFO(dev)->gen >= 4) {
434ed097 5000 if (dev_priv->lvds_dither)
5eddb70b 5001 temp |= LVDS_ENABLE_DITHER;
434ed097 5002 else
5eddb70b 5003 temp &= ~LVDS_ENABLE_DITHER;
898822ce 5004 }
aa9b500d
BF		 5005 if (adjusted_mode->flags & DRM_MODE_FLAG_NHSYNC)
5006 lvds_sync |= LVDS_HSYNC_POLARITY;
5007 if (adjusted_mode->flags & DRM_MODE_FLAG_NVSYNC)
5008 lvds_sync |= LVDS_VSYNC_POLARITY;
5009 if ((temp & (LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY))
5010 != lvds_sync) {
5011 char flags[2] = "-+";
5012 DRM_INFO("Changing LVDS panel from "
5013 "(%chsync, %cvsync) to (%chsync, %cvsync)\n",
5014 flags[!(temp & LVDS_HSYNC_POLARITY)],
5015 flags[!(temp & LVDS_VSYNC_POLARITY)],
5016 flags[!(lvds_sync & LVDS_HSYNC_POLARITY)],
5017 flags[!(lvds_sync & LVDS_VSYNC_POLARITY)]);
5018 temp &= ~(LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY);
5019 temp |= lvds_sync;
5020 }
fae14981 5021 I915_WRITE(LVDS, temp);
79e53945 5022 }
434ed097 5023
929c77fb 5024 if (is_dp) {
a4fc5ed6 5025 intel_dp_set_m_n(crtc, mode, adjusted_mode);
434ed097
JB		 5026 }
5027
fae14981 5028 I915_WRITE(DPLL(pipe), dpll);
5eddb70b 5029
c713bb08 5030 /* Wait for the clocks to stabilize. */
fae14981 5031 POSTING_READ(DPLL(pipe));
c713bb08 5032 udelay(150);
32f9d658 5033
c713bb08
EA		 5034 if (INTEL_INFO(dev)->gen >= 4) {
5035 temp = 0;
5036 if (is_sdvo) {
5037 temp = intel_mode_get_pixel_multiplier(adjusted_mode);
5038 if (temp > 1)
5039 temp = (temp - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT;
5040 else
5041 temp = 0;
32f9d658 5042 }
c713bb08
EA		 5043 I915_WRITE(DPLL_MD(pipe), temp);
5044 } else {
5045 /* The pixel multiplier can only be updated once the
5046 * DPLL is enabled and the clocks are stable.
5047 *
5048 * So write it again.
5049 */
fae14981 5050 I915_WRITE(DPLL(pipe), dpll);
79e53945 5051 }
79e53945 5052
5eddb70b 5053 intel_crtc->lowfreq_avail = false;
652c393a 5054 if (is_lvds && has_reduced_clock && i915_powersave) {
fae14981 5055 I915_WRITE(FP1(pipe), fp2);
652c393a
JB		 5056 intel_crtc->lowfreq_avail = true;
5057 if (HAS_PIPE_CXSR(dev)) {
28c97730 5058 DRM_DEBUG_KMS("enabling CxSR downclocking\n");
652c393a
JB		 5059 pipeconf |= PIPECONF_CXSR_DOWNCLOCK;
5060 }
5061 } else {
fae14981 5062 I915_WRITE(FP1(pipe), fp);
652c393a 5063 if (HAS_PIPE_CXSR(dev)) {
28c97730 5064 DRM_DEBUG_KMS("disabling CxSR downclocking\n");
652c393a
JB		 5065 pipeconf &= ~PIPECONF_CXSR_DOWNCLOCK;
5066 }
5067 }
5068
734b4157
KH		 5069 if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) {
5070 pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION;
5071 /* the chip adds 2 halflines automatically */
5072 adjusted_mode->crtc_vdisplay -= 1;
5073 adjusted_mode->crtc_vtotal -= 1;
5074 adjusted_mode->crtc_vblank_start -= 1;
5075 adjusted_mode->crtc_vblank_end -= 1;
5076 adjusted_mode->crtc_vsync_end -= 1;
5077 adjusted_mode->crtc_vsync_start -= 1;
5078 } else
5079 pipeconf &= ~PIPECONF_INTERLACE_W_FIELD_INDICATION; /* progressive */
5080
5eddb70b
CW		 5081 I915_WRITE(HTOTAL(pipe),
5082 (adjusted_mode->crtc_hdisplay - 1) |
79e53945 5083 ((adjusted_mode->crtc_htotal - 1) << 16));
5eddb70b
CW		 5084 I915_WRITE(HBLANK(pipe),
5085 (adjusted_mode->crtc_hblank_start - 1) |
79e53945 5086 ((adjusted_mode->crtc_hblank_end - 1) << 16));
5eddb70b
CW		 5087 I915_WRITE(HSYNC(pipe),
5088 (adjusted_mode->crtc_hsync_start - 1) |
79e53945 5089 ((adjusted_mode->crtc_hsync_end - 1) << 16));
5eddb70b
CW		 5090
5091 I915_WRITE(VTOTAL(pipe),
5092 (adjusted_mode->crtc_vdisplay - 1) |
79e53945 5093 ((adjusted_mode->crtc_vtotal - 1) << 16));
5eddb70b
CW		 5094 I915_WRITE(VBLANK(pipe),
5095 (adjusted_mode->crtc_vblank_start - 1) |
79e53945 5096 ((adjusted_mode->crtc_vblank_end - 1) << 16));
5eddb70b
CW		 5097 I915_WRITE(VSYNC(pipe),
5098 (adjusted_mode->crtc_vsync_start - 1) |
79e53945 5099 ((adjusted_mode->crtc_vsync_end - 1) << 16));
5eddb70b
CW		 5100
5101 /* pipesrc and dspsize control the size that is scaled from,
5102 * which should always be the user's requested size.
79e53945 5103 */
929c77fb
EA		 5104 I915_WRITE(DSPSIZE(plane),
5105 ((mode->vdisplay - 1) << 16) |
5106 (mode->hdisplay - 1));
5107 I915_WRITE(DSPPOS(plane), 0);
5eddb70b
CW		 5108 I915_WRITE(PIPESRC(pipe),
5109 ((mode->hdisplay - 1) << 16) | (mode->vdisplay - 1));
2c07245f 5110
f564048e
EA		 5111 I915_WRITE(PIPECONF(pipe), pipeconf);
5112 POSTING_READ(PIPECONF(pipe));
929c77fb 5113 intel_enable_pipe(dev_priv, pipe, false);
f564048e
EA		 5114
5115 intel_wait_for_vblank(dev, pipe);
5116
f564048e
EA		 5117 I915_WRITE(DSPCNTR(plane), dspcntr);
5118 POSTING_READ(DSPCNTR(plane));
284d9529 5119 intel_enable_plane(dev_priv, plane, pipe);
f564048e
EA		 5120
5121 ret = intel_pipe_set_base(crtc, x, y, old_fb);
5122
5123 intel_update_watermarks(dev);
5124
f564048e
EA		 5125 return ret;
5126}
5127
9fb526db
KP		 5128/*
5129 * Initialize reference clocks when the driver loads
5130 */
5131void ironlake_init_pch_refclk(struct drm_device *dev)
13d83a67
JB		 5132{
5133 struct drm_i915_private *dev_priv = dev->dev_private;
5134 struct drm_mode_config *mode_config = &dev->mode_config;
13d83a67 5135 struct intel_encoder *encoder;
13d83a67
JB		 5136 u32 temp;
5137 bool has_lvds = false;
199e5d79
KP		 5138 bool has_cpu_edp = false;
5139 bool has_pch_edp = false;
5140 bool has_panel = false;
99eb6a01
KP		 5141 bool has_ck505 = false;
5142 bool can_ssc = false;
13d83a67
JB		 5143
5144 /* We need to take the global config into account */
199e5d79
KP		 5145 list_for_each_entry(encoder, &mode_config->encoder_list,
5146 base.head) {
5147 switch (encoder->type) {
5148 case INTEL_OUTPUT_LVDS:
5149 has_panel = true;
5150 has_lvds = true;
5151 break;
5152 case INTEL_OUTPUT_EDP:
5153 has_panel = true;
5154 if (intel_encoder_is_pch_edp(&encoder->base))
5155 has_pch_edp = true;
5156 else
5157 has_cpu_edp = true;
5158 break;
13d83a67
JB		 5159 }
5160 }
5161
99eb6a01
KP		 5162 if (HAS_PCH_IBX(dev)) {
5163 has_ck505 = dev_priv->display_clock_mode;
5164 can_ssc = has_ck505;
5165 } else {
5166 has_ck505 = false;
5167 can_ssc = true;
5168 }
5169
5170 DRM_DEBUG_KMS("has_panel %d has_lvds %d has_pch_edp %d has_cpu_edp %d has_ck505 %d\n",
5171 has_panel, has_lvds, has_pch_edp, has_cpu_edp,
5172 has_ck505);
13d83a67
JB		 5173
5174 /* Ironlake: try to setup display ref clock before DPLL
5175 * enabling. This is only under driver's control after
5176 * PCH B stepping, previous chipset stepping should be
5177 * ignoring this setting.
5178 */
5179 temp = I915_READ(PCH_DREF_CONTROL);
5180 /* Always enable nonspread source */
5181 temp &= ~DREF_NONSPREAD_SOURCE_MASK;
13d83a67 5182
99eb6a01
KP		 5183 if (has_ck505)
5184 temp |= DREF_NONSPREAD_CK505_ENABLE;
5185 else
5186 temp |= DREF_NONSPREAD_SOURCE_ENABLE;
13d83a67 5187
199e5d79
KP		 5188 if (has_panel) {
5189 temp &= ~DREF_SSC_SOURCE_MASK;
5190 temp |= DREF_SSC_SOURCE_ENABLE;
13d83a67 5191
199e5d79 5192 /* SSC must be turned on before enabling the CPU output */
99eb6a01 5193 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
199e5d79 5194 DRM_DEBUG_KMS("Using SSC on panel\n");
13d83a67 5195 temp |= DREF_SSC1_ENABLE;
13d83a67 5196 }
199e5d79
KP		 5197
5198 /* Get SSC going before enabling the outputs */
5199 I915_WRITE(PCH_DREF_CONTROL, temp);
5200 POSTING_READ(PCH_DREF_CONTROL);
5201 udelay(200);
5202
13d83a67
JB		 5203 temp &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
5204
5205 /* Enable CPU source on CPU attached eDP */
199e5d79 5206 if (has_cpu_edp) {
99eb6a01 5207 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
199e5d79 5208 DRM_DEBUG_KMS("Using SSC on eDP\n");
13d83a67 5209 temp |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD;
199e5d79 5210 }
13d83a67
JB		 5211 else
5212 temp |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD;
199e5d79
KP		 5213 } else
5214 temp |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
5215
5216 I915_WRITE(PCH_DREF_CONTROL, temp);
5217 POSTING_READ(PCH_DREF_CONTROL);
5218 udelay(200);
5219 } else {
5220 DRM_DEBUG_KMS("Disabling SSC entirely\n");
5221
5222 temp &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
5223
5224 /* Turn off CPU output */
5225 temp |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
5226
5227 I915_WRITE(PCH_DREF_CONTROL, temp);
5228 POSTING_READ(PCH_DREF_CONTROL);
5229 udelay(200);
5230
5231 /* Turn off the SSC source */
5232 temp &= ~DREF_SSC_SOURCE_MASK;
5233 temp |= DREF_SSC_SOURCE_DISABLE;
5234
5235 /* Turn off SSC1 */
5236 temp &= ~ DREF_SSC1_ENABLE;
5237
13d83a67
JB		 5238 I915_WRITE(PCH_DREF_CONTROL, temp);
5239 POSTING_READ(PCH_DREF_CONTROL);
5240 udelay(200);
5241 }
5242}
5243
f564048e
EA		 5244static int ironlake_crtc_mode_set(struct drm_crtc *crtc,
5245 struct drm_display_mode *mode,
5246 struct drm_display_mode *adjusted_mode,
5247 int x, int y,
5248 struct drm_framebuffer *old_fb)
79e53945
JB		 5249{
5250 struct drm_device *dev = crtc->dev;
5251 struct drm_i915_private *dev_priv = dev->dev_private;
5252 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5253 int pipe = intel_crtc->pipe;
80824003 5254 int plane = intel_crtc->plane;
c751ce4f 5255 int refclk, num_connectors = 0;
652c393a 5256 intel_clock_t clock, reduced_clock;
5eddb70b 5257 u32 dpll, fp = 0, fp2 = 0, dspcntr, pipeconf;
a07d6787 5258 bool ok, has_reduced_clock = false, is_sdvo = false;
a4fc5ed6 5259 bool is_crt = false, is_lvds = false, is_tv = false, is_dp = false;
8e647a27 5260 struct intel_encoder *has_edp_encoder = NULL;
79e53945 5261 struct drm_mode_config *mode_config = &dev->mode_config;
5eddb70b 5262 struct intel_encoder *encoder;
d4906093 5263 const intel_limit_t *limit;
5c3b82e2 5264 int ret;
2c07245f 5265 struct fdi_m_n m_n = {0};
fae14981 5266 u32 temp;
aa9b500d 5267 u32 lvds_sync = 0;
5a354204
JB		 5268 int target_clock, pixel_multiplier, lane, link_bw, factor;
5269 unsigned int pipe_bpp;
5270 bool dither;
79e53945 5271
5eddb70b
CW		 5272 list_for_each_entry(encoder, &mode_config->encoder_list, base.head) {
5273 if (encoder->base.crtc != crtc)
79e53945
JB		 5274 continue;
5275
5eddb70b 5276 switch (encoder->type) {
79e53945
JB		 5277 case INTEL_OUTPUT_LVDS:
5278 is_lvds = true;
5279 break;
5280 case INTEL_OUTPUT_SDVO:
7d57382e 5281 case INTEL_OUTPUT_HDMI:
79e53945 5282 is_sdvo = true;
5eddb70b 5283 if (encoder->needs_tv_clock)
e2f0ba97 5284 is_tv = true;
79e53945 5285 break;
79e53945
JB		 5286 case INTEL_OUTPUT_TVOUT:
5287 is_tv = true;
5288 break;
5289 case INTEL_OUTPUT_ANALOG:
5290 is_crt = true;
5291 break;
a4fc5ed6
KP		 5292 case INTEL_OUTPUT_DISPLAYPORT:
5293 is_dp = true;
5294 break;
32f9d658 5295 case INTEL_OUTPUT_EDP:
5eddb70b 5296 has_edp_encoder = encoder;
32f9d658 5297 break;
79e53945 5298 }
43565a06 5299
c751ce4f 5300 num_connectors++;
79e53945
JB		 5301 }
5302
afffb9df
KP		 5303 /*
5304 * Every reference clock in a PCH system is 120MHz
5305 */
5306 refclk = 120000;
79e53945 5307
d4906093
ML		 5308 /*
5309 * Returns a set of divisors for the desired target clock with the given
5310 * refclk, or FALSE. The returned values represent the clock equation:
5311 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
5312 */
1b894b59 5313 limit = intel_limit(crtc, refclk);
d4906093 5314 ok = limit->find_pll(limit, crtc, adjusted_mode->clock, refclk, &clock);
79e53945
JB		 5315 if (!ok) {
5316 DRM_ERROR("Couldn't find PLL settings for mode!\n");
5c3b82e2 5317 return -EINVAL;
79e53945
JB		 5318 }
5319
cda4b7d3 5320 /* Ensure that the cursor is valid for the new mode before changing... */
6b383a7f 5321 intel_crtc_update_cursor(crtc, true);
cda4b7d3 5322
ddc9003c
ZY		 5323 if (is_lvds && dev_priv->lvds_downclock_avail) {
5324 has_reduced_clock = limit->find_pll(limit, crtc,
5eddb70b
CW		 5325 dev_priv->lvds_downclock,
5326 refclk,
5327 &reduced_clock);
18f9ed12
ZY		 5328 if (has_reduced_clock && (clock.p != reduced_clock.p)) {
5329 /*
5330 * If the different P is found, it means that we can't
5331 * switch the display clock by using the FP0/FP1.
5332 * In such case we will disable the LVDS downclock
5333 * feature.
5334 */
5335 DRM_DEBUG_KMS("Different P is found for "
5eddb70b 5336 "LVDS clock/downclock\n");
18f9ed12
ZY		 5337 has_reduced_clock = 0;
5338 }
652c393a 5339 }
7026d4ac
ZW		 5340 /* SDVO TV has fixed PLL values depend on its clock range,
5341 this mirrors vbios setting. */
5342 if (is_sdvo && is_tv) {
5343 if (adjusted_mode->clock >= 100000
5eddb70b 5344 && adjusted_mode->clock < 140500) {
7026d4ac
ZW		 5345 clock.p1 = 2;
5346 clock.p2 = 10;
5347 clock.n = 3;
5348 clock.m1 = 16;
5349 clock.m2 = 8;
5350 } else if (adjusted_mode->clock >= 140500
5eddb70b 5351 && adjusted_mode->clock <= 200000) {
7026d4ac
ZW		 5352 clock.p1 = 1;
5353 clock.p2 = 10;
5354 clock.n = 6;
5355 clock.m1 = 12;
5356 clock.m2 = 8;
5357 }
5358 }
5359
2c07245f 5360 /* FDI link */
8febb297
EA		 5361 pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
5362 lane = 0;
5363 /* CPU eDP doesn't require FDI link, so just set DP M/N
5364 according to current link config */
5365 if (has_edp_encoder &&
5366 !intel_encoder_is_pch_edp(&has_edp_encoder->base)) {
5367 target_clock = mode->clock;
5368 intel_edp_link_config(has_edp_encoder,
5369 &lane, &link_bw);
5370 } else {
5371 /* [e]DP over FDI requires target mode clock
5372 instead of link clock */
5373 if (is_dp || intel_encoder_is_pch_edp(&has_edp_encoder->base))
5eb08b69 5374 target_clock = mode->clock;
8febb297
EA		 5375 else
5376 target_clock = adjusted_mode->clock;
5377
5378 /* FDI is a binary signal running at ~2.7GHz, encoding
5379 * each output octet as 10 bits. The actual frequency
5380 * is stored as a divider into a 100MHz clock, and the
5381 * mode pixel clock is stored in units of 1KHz.
5382 * Hence the bw of each lane in terms of the mode signal
5383 * is:
5384 */
5385 link_bw = intel_fdi_link_freq(dev) * MHz(100)/KHz(1)/10;
5386 }
58a27471 5387
8febb297
EA		 5388 /* determine panel color depth */
5389 temp = I915_READ(PIPECONF(pipe));
5390 temp &= ~PIPE_BPC_MASK;
5a354204
JB		 5391 dither = intel_choose_pipe_bpp_dither(crtc, &pipe_bpp);
5392 switch (pipe_bpp) {
5393 case 18:
5394 temp |= PIPE_6BPC;
8febb297 5395 break;
5a354204
JB		 5396 case 24:
5397 temp |= PIPE_8BPC;
8febb297 5398 break;
5a354204
JB		 5399 case 30:
5400 temp |= PIPE_10BPC;
8febb297 5401 break;
5a354204
JB		 5402 case 36:
5403 temp |= PIPE_12BPC;
8febb297
EA		 5404 break;
5405 default:
62ac41a6
JB		 5406 WARN(1, "intel_choose_pipe_bpp returned invalid value %d\n",
5407 pipe_bpp);
5a354204
JB		 5408 temp |= PIPE_8BPC;
5409 pipe_bpp = 24;
5410 break;
8febb297 5411 }
77ffb597 5412
5a354204
JB		 5413 intel_crtc->bpp = pipe_bpp;
5414 I915_WRITE(PIPECONF(pipe), temp);
5415
8febb297
EA		 5416 if (!lane) {
5417 /*
5418 * Account for spread spectrum to avoid
5419 * oversubscribing the link. Max center spread
5420 * is 2.5%; use 5% for safety's sake.
5421 */
5a354204 5422 u32 bps = target_clock * intel_crtc->bpp * 21 / 20;
8febb297 5423 lane = bps / (link_bw * 8) + 1;
5eb08b69 5424 }
2c07245f 5425
8febb297
EA		 5426 intel_crtc->fdi_lanes = lane;
5427
5428 if (pixel_multiplier > 1)
5429 link_bw *= pixel_multiplier;
5a354204
JB		 5430 ironlake_compute_m_n(intel_crtc->bpp, lane, target_clock, link_bw,
5431 &m_n);
8febb297 5432
a07d6787
EA		 5433 fp = clock.n << 16 | clock.m1 << 8 | clock.m2;
5434 if (has_reduced_clock)
5435 fp2 = reduced_clock.n << 16 | reduced_clock.m1 << 8 |
5436 reduced_clock.m2;
79e53945 5437
c1858123 5438 /* Enable autotuning of the PLL clock (if permissible) */
8febb297
EA		 5439 factor = 21;
5440 if (is_lvds) {
5441 if ((intel_panel_use_ssc(dev_priv) &&
5442 dev_priv->lvds_ssc_freq == 100) ||
5443 (I915_READ(PCH_LVDS) & LVDS_CLKB_POWER_MASK) == LVDS_CLKB_POWER_UP)
5444 factor = 25;
5445 } else if (is_sdvo && is_tv)
5446 factor = 20;
c1858123 5447
cb0e0931 5448 if (clock.m < factor * clock.n)
8febb297 5449 fp |= FP_CB_TUNE;
2c07245f 5450
5eddb70b 5451 dpll = 0;
2c07245f 5452
a07d6787
EA		 5453 if (is_lvds)
5454 dpll |= DPLLB_MODE_LVDS;
5455 else
5456 dpll |= DPLLB_MODE_DAC_SERIAL;
5457 if (is_sdvo) {
5458 int pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
5459 if (pixel_multiplier > 1) {
5460 dpll |= (pixel_multiplier - 1) << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT;
79e53945 5461 }
a07d6787
EA		 5462 dpll |= DPLL_DVO_HIGH_SPEED;
5463 }
5464 if (is_dp || intel_encoder_is_pch_edp(&has_edp_encoder->base))
5465 dpll |= DPLL_DVO_HIGH_SPEED;
79e53945 5466
a07d6787
EA		 5467 /* compute bitmask from p1 value */
5468 dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
5469 /* also FPA1 */
5470 dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
5471
5472 switch (clock.p2) {
5473 case 5:
5474 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
5475 break;
5476 case 7:
5477 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
5478 break;
5479 case 10:
5480 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
5481 break;
5482 case 14:
5483 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
5484 break;
79e53945
JB		 5485 }
5486
43565a06
KH		 5487 if (is_sdvo && is_tv)
5488 dpll |= PLL_REF_INPUT_TVCLKINBC;
5489 else if (is_tv)
79e53945 5490 /* XXX: just matching BIOS for now */
43565a06 5491 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
79e53945 5492 dpll |= 3;
a7615030 5493 else if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2)
43565a06 5494 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
79e53945
JB		 5495 else
5496 dpll |= PLL_REF_INPUT_DREFCLK;
5497
5498 /* setup pipeconf */
5eddb70b 5499 pipeconf = I915_READ(PIPECONF(pipe));
79e53945
JB		 5500
5501 /* Set up the display plane register */
5502 dspcntr = DISPPLANE_GAMMA_ENABLE;
5503
28c97730 5504 DRM_DEBUG_KMS("Mode for pipe %c:\n", pipe == 0 ? 'A' : 'B');
79e53945
JB		 5505 drm_mode_debug_printmodeline(mode);
5506
5c5313c8
JB		 5507 /* PCH eDP needs FDI, but CPU eDP does not */
5508 if (!has_edp_encoder || intel_encoder_is_pch_edp(&has_edp_encoder->base)) {
fae14981
EA		 5509 I915_WRITE(PCH_FP0(pipe), fp);
5510 I915_WRITE(PCH_DPLL(pipe), dpll & ~DPLL_VCO_ENABLE);
5eddb70b 5511
fae14981 5512 POSTING_READ(PCH_DPLL(pipe));
79e53945
JB		 5513 udelay(150);
5514 }
5515
8db9d77b
ZW		 5516 /* enable transcoder DPLL */
5517 if (HAS_PCH_CPT(dev)) {
5518 temp = I915_READ(PCH_DPLL_SEL);
9db4a9c7
JB		 5519 switch (pipe) {
5520 case 0:
5eddb70b 5521 temp |= TRANSA_DPLL_ENABLE | TRANSA_DPLLA_SEL;
9db4a9c7
JB		 5522 break;
5523 case 1:
5eddb70b 5524 temp |= TRANSB_DPLL_ENABLE | TRANSB_DPLLB_SEL;
9db4a9c7
JB		 5525 break;
5526 case 2:
5527 /* FIXME: manage transcoder PLLs? */
5528 temp |= TRANSC_DPLL_ENABLE | TRANSC_DPLLB_SEL;
5529 break;
5530 default:
5531 BUG();
32f9d658 5532 }
8db9d77b 5533 I915_WRITE(PCH_DPLL_SEL, temp);
5eddb70b
CW		 5534
5535 POSTING_READ(PCH_DPLL_SEL);
8db9d77b
ZW		 5536 udelay(150);
5537 }
5538
79e53945
JB		 5539 /* The LVDS pin pair needs to be on before the DPLLs are enabled.
5540 * This is an exception to the general rule that mode_set doesn't turn
5541 * things on.
5542 */
5543 if (is_lvds) {
fae14981 5544 temp = I915_READ(PCH_LVDS);
5eddb70b 5545 temp |= LVDS_PORT_EN | LVDS_A0A2_CLKA_POWER_UP;
b3b095b3
ZW		 5546 if (pipe == 1) {
5547 if (HAS_PCH_CPT(dev))
5eddb70b 5548 temp |= PORT_TRANS_B_SEL_CPT;
b3b095b3 5549 else
5eddb70b 5550 temp |= LVDS_PIPEB_SELECT;
b3b095b3
ZW		 5551 } else {
5552 if (HAS_PCH_CPT(dev))
5eddb70b 5553 temp &= ~PORT_TRANS_SEL_MASK;
b3b095b3 5554 else
5eddb70b 5555 temp &= ~LVDS_PIPEB_SELECT;
b3b095b3 5556 }
a3e17eb8 5557 /* set the corresponsding LVDS_BORDER bit */
5eddb70b 5558 temp |= dev_priv->lvds_border_bits;
79e53945
JB		 5559 /* Set the B0-B3 data pairs corresponding to whether we're going to
5560 * set the DPLLs for dual-channel mode or not.
5561 */
5562 if (clock.p2 == 7)
5eddb70b 5563 temp |= LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP;
79e53945 5564 else
5eddb70b 5565 temp &= ~(LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP);
79e53945
JB		 5566
5567 /* It would be nice to set 24 vs 18-bit mode (LVDS_A3_POWER_UP)
5568 * appropriately here, but we need to look more thoroughly into how
5569 * panels behave in the two modes.
5570 */
aa9b500d
BF		 5571 if (adjusted_mode->flags & DRM_MODE_FLAG_NHSYNC)
5572 lvds_sync |= LVDS_HSYNC_POLARITY;
5573 if (adjusted_mode->flags & DRM_MODE_FLAG_NVSYNC)
5574 lvds_sync |= LVDS_VSYNC_POLARITY;
5575 if ((temp & (LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY))
5576 != lvds_sync) {
5577 char flags[2] = "-+";
5578 DRM_INFO("Changing LVDS panel from "
5579 "(%chsync, %cvsync) to (%chsync, %cvsync)\n",
5580 flags[!(temp & LVDS_HSYNC_POLARITY)],
5581 flags[!(temp & LVDS_VSYNC_POLARITY)],
5582 flags[!(lvds_sync & LVDS_HSYNC_POLARITY)],
5583 flags[!(lvds_sync & LVDS_VSYNC_POLARITY)]);
5584 temp &= ~(LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY);
5585 temp |= lvds_sync;
5586 }
fae14981 5587 I915_WRITE(PCH_LVDS, temp);
79e53945 5588 }
434ed097 5589
8febb297
EA		 5590 pipeconf &= ~PIPECONF_DITHER_EN;
5591 pipeconf &= ~PIPECONF_DITHER_TYPE_MASK;
5a354204 5592 if ((is_lvds && dev_priv->lvds_dither) || dither) {
8febb297
EA		 5593 pipeconf |= PIPECONF_DITHER_EN;
5594 pipeconf |= PIPECONF_DITHER_TYPE_ST1;
434ed097 5595 }
5c5313c8 5596 if (is_dp || intel_encoder_is_pch_edp(&has_edp_encoder->base)) {
a4fc5ed6 5597 intel_dp_set_m_n(crtc, mode, adjusted_mode);
8febb297 5598 } else {
8db9d77b 5599 /* For non-DP output, clear any trans DP clock recovery setting.*/
9db4a9c7
JB		 5600 I915_WRITE(TRANSDATA_M1(pipe), 0);
5601 I915_WRITE(TRANSDATA_N1(pipe), 0);
5602 I915_WRITE(TRANSDPLINK_M1(pipe), 0);
5603 I915_WRITE(TRANSDPLINK_N1(pipe), 0);
8db9d77b 5604 }
79e53945 5605
8febb297
EA		 5606 if (!has_edp_encoder ||
5607 intel_encoder_is_pch_edp(&has_edp_encoder->base)) {
fae14981 5608 I915_WRITE(PCH_DPLL(pipe), dpll);
5eddb70b 5609
32f9d658 5610 /* Wait for the clocks to stabilize. */
fae14981 5611 POSTING_READ(PCH_DPLL(pipe));
32f9d658
ZW		 5612 udelay(150);
5613
8febb297
EA		 5614 /* The pixel multiplier can only be updated once the
5615 * DPLL is enabled and the clocks are stable.
5616 *
5617 * So write it again.
5618 */
fae14981 5619 I915_WRITE(PCH_DPLL(pipe), dpll);
79e53945 5620 }
79e53945 5621
5eddb70b 5622 intel_crtc->lowfreq_avail = false;
652c393a 5623 if (is_lvds && has_reduced_clock && i915_powersave) {
fae14981 5624 I915_WRITE(PCH_FP1(pipe), fp2);
652c393a
JB		 5625 intel_crtc->lowfreq_avail = true;
5626 if (HAS_PIPE_CXSR(dev)) {
28c97730 5627 DRM_DEBUG_KMS("enabling CxSR downclocking\n");
652c393a
JB		 5628 pipeconf |= PIPECONF_CXSR_DOWNCLOCK;
5629 }
5630 } else {
fae14981 5631 I915_WRITE(PCH_FP1(pipe), fp);
652c393a 5632 if (HAS_PIPE_CXSR(dev)) {
28c97730 5633 DRM_DEBUG_KMS("disabling CxSR downclocking\n");
652c393a
JB		 5634 pipeconf &= ~PIPECONF_CXSR_DOWNCLOCK;
5635 }
5636 }
5637
734b4157
KH		 5638 if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) {
5639 pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION;
5640 /* the chip adds 2 halflines automatically */
5641 adjusted_mode->crtc_vdisplay -= 1;
5642 adjusted_mode->crtc_vtotal -= 1;
5643 adjusted_mode->crtc_vblank_start -= 1;
5644 adjusted_mode->crtc_vblank_end -= 1;
5645 adjusted_mode->crtc_vsync_end -= 1;
5646 adjusted_mode->crtc_vsync_start -= 1;
5647 } else
5648 pipeconf &= ~PIPECONF_INTERLACE_W_FIELD_INDICATION; /* progressive */
5649
5eddb70b
CW		 5650 I915_WRITE(HTOTAL(pipe),
5651 (adjusted_mode->crtc_hdisplay - 1) |
79e53945 5652 ((adjusted_mode->crtc_htotal - 1) << 16));
5eddb70b
CW		 5653 I915_WRITE(HBLANK(pipe),
5654 (adjusted_mode->crtc_hblank_start - 1) |
79e53945 5655 ((adjusted_mode->crtc_hblank_end - 1) << 16));
5eddb70b
CW		 5656 I915_WRITE(HSYNC(pipe),
5657 (adjusted_mode->crtc_hsync_start - 1) |
79e53945 5658 ((adjusted_mode->crtc_hsync_end - 1) << 16));
5eddb70b
CW		 5659
5660 I915_WRITE(VTOTAL(pipe),
5661 (adjusted_mode->crtc_vdisplay - 1) |
79e53945 5662 ((adjusted_mode->crtc_vtotal - 1) << 16));
5eddb70b
CW		 5663 I915_WRITE(VBLANK(pipe),
5664 (adjusted_mode->crtc_vblank_start - 1) |
79e53945 5665 ((adjusted_mode->crtc_vblank_end - 1) << 16));
5eddb70b
CW		 5666 I915_WRITE(VSYNC(pipe),
5667 (adjusted_mode->crtc_vsync_start - 1) |
79e53945 5668 ((adjusted_mode->crtc_vsync_end - 1) << 16));
5eddb70b 5669
8febb297
EA		 5670 /* pipesrc controls the size that is scaled from, which should
5671 * always be the user's requested size.
79e53945 5672 */
5eddb70b
CW		 5673 I915_WRITE(PIPESRC(pipe),
5674 ((mode->hdisplay - 1) << 16) | (mode->vdisplay - 1));
2c07245f 5675
8febb297
EA		 5676 I915_WRITE(PIPE_DATA_M1(pipe), TU_SIZE(m_n.tu) | m_n.gmch_m);
5677 I915_WRITE(PIPE_DATA_N1(pipe), m_n.gmch_n);
5678 I915_WRITE(PIPE_LINK_M1(pipe), m_n.link_m);
5679 I915_WRITE(PIPE_LINK_N1(pipe), m_n.link_n);
2c07245f 5680
8febb297
EA		 5681 if (has_edp_encoder &&
5682 !intel_encoder_is_pch_edp(&has_edp_encoder->base)) {
5683 ironlake_set_pll_edp(crtc, adjusted_mode->clock);
2c07245f
ZW		 5684 }
5685
5eddb70b
CW		 5686 I915_WRITE(PIPECONF(pipe), pipeconf);
5687 POSTING_READ(PIPECONF(pipe));
79e53945 5688
9d0498a2 5689 intel_wait_for_vblank(dev, pipe);
79e53945 5690
f00a3ddf 5691 if (IS_GEN5(dev)) {
553bd149
ZW		 5692 /* enable address swizzle for tiling buffer */
5693 temp = I915_READ(DISP_ARB_CTL);
5694 I915_WRITE(DISP_ARB_CTL, temp | DISP_TILE_SURFACE_SWIZZLING);
5695 }
5696
5eddb70b 5697 I915_WRITE(DSPCNTR(plane), dspcntr);
b24e7179 5698 POSTING_READ(DSPCNTR(plane));
79e53945 5699
5c3b82e2 5700 ret = intel_pipe_set_base(crtc, x, y, old_fb);
7662c8bd
SL		 5701
5702 intel_update_watermarks(dev);
5703
1f803ee5 5704 return ret;
79e53945
JB		 5705}
5706
f564048e
EA		 5707static int intel_crtc_mode_set(struct drm_crtc *crtc,
5708 struct drm_display_mode *mode,
5709 struct drm_display_mode *adjusted_mode,
5710 int x, int y,
5711 struct drm_framebuffer *old_fb)
5712{
5713 struct drm_device *dev = crtc->dev;
5714 struct drm_i915_private *dev_priv = dev->dev_private;
0b701d27
EA		 5715 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5716 int pipe = intel_crtc->pipe;
f564048e
EA		 5717 int ret;
5718
0b701d27 5719 drm_vblank_pre_modeset(dev, pipe);
7662c8bd 5720
f564048e
EA		 5721 ret = dev_priv->display.crtc_mode_set(crtc, mode, adjusted_mode,
5722 x, y, old_fb);
7662c8bd 5723
79e53945 5724 drm_vblank_post_modeset(dev, pipe);
5c3b82e2 5725
120eced9
KP		 5726 intel_crtc->dpms_mode = DRM_MODE_DPMS_ON;
5727
1f803ee5 5728 return ret;
79e53945
JB		 5729}
5730
e0dac65e
WF		 5731static void g4x_write_eld(struct drm_connector *connector,
5732 struct drm_crtc *crtc)
5733{
5734 struct drm_i915_private *dev_priv = connector->dev->dev_private;
5735 uint8_t *eld = connector->eld;
5736 uint32_t eldv;
5737 uint32_t len;
5738 uint32_t i;
5739
5740 i = I915_READ(G4X_AUD_VID_DID);
5741
5742 if (i == INTEL_AUDIO_DEVBLC || i == INTEL_AUDIO_DEVCL)
5743 eldv = G4X_ELDV_DEVCL_DEVBLC;
5744 else
5745 eldv = G4X_ELDV_DEVCTG;
5746
5747 i = I915_READ(G4X_AUD_CNTL_ST);
5748 i &= ~(eldv | G4X_ELD_ADDR);
5749 len = (i >> 9) & 0x1f; /* ELD buffer size */
5750 I915_WRITE(G4X_AUD_CNTL_ST, i);
5751
5752 if (!eld[0])
5753 return;
5754
5755 len = min_t(uint8_t, eld[2], len);
5756 DRM_DEBUG_DRIVER("ELD size %d\n", len);
5757 for (i = 0; i < len; i++)
5758 I915_WRITE(G4X_HDMIW_HDMIEDID, *((uint32_t *)eld + i));
5759
5760 i = I915_READ(G4X_AUD_CNTL_ST);
5761 i |= eldv;
5762 I915_WRITE(G4X_AUD_CNTL_ST, i);
5763}
5764
5765static void ironlake_write_eld(struct drm_connector *connector,
5766 struct drm_crtc *crtc)
5767{
5768 struct drm_i915_private *dev_priv = connector->dev->dev_private;
5769 uint8_t *eld = connector->eld;
5770 uint32_t eldv;
5771 uint32_t i;
5772 int len;
5773 int hdmiw_hdmiedid;
5774 int aud_cntl_st;
5775 int aud_cntrl_st2;
5776
5777 if (IS_IVYBRIDGE(connector->dev)) {
5778 hdmiw_hdmiedid = GEN7_HDMIW_HDMIEDID_A;
5779 aud_cntl_st = GEN7_AUD_CNTRL_ST_A;
5780 aud_cntrl_st2 = GEN7_AUD_CNTRL_ST2;
5781 } else {
5782 hdmiw_hdmiedid = GEN5_HDMIW_HDMIEDID_A;
5783 aud_cntl_st = GEN5_AUD_CNTL_ST_A;
5784 aud_cntrl_st2 = GEN5_AUD_CNTL_ST2;
5785 }
5786
5787 i = to_intel_crtc(crtc)->pipe;
5788 hdmiw_hdmiedid += i * 0x100;
5789 aud_cntl_st += i * 0x100;
5790
5791 DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(i));
5792
5793 i = I915_READ(aud_cntl_st);
5794 i = (i >> 29) & 0x3; /* DIP_Port_Select, 0x1 = PortB */
5795 if (!i) {
5796 DRM_DEBUG_DRIVER("Audio directed to unknown port\n");
5797 /* operate blindly on all ports */
5798 eldv = GEN5_ELD_VALIDB;
5799 eldv |= GEN5_ELD_VALIDB << 4;
5800 eldv |= GEN5_ELD_VALIDB << 8;
5801 } else {
5802 DRM_DEBUG_DRIVER("ELD on port %c\n", 'A' + i);
5803 eldv = GEN5_ELD_VALIDB << ((i - 1) * 4);
5804 }
5805
5806 i = I915_READ(aud_cntrl_st2);
5807 i &= ~eldv;
5808 I915_WRITE(aud_cntrl_st2, i);
5809
5810 if (!eld[0])
5811 return;
5812
5813 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
5814 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
5815 eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */
5816 }
5817
5818 i = I915_READ(aud_cntl_st);
5819 i &= ~GEN5_ELD_ADDRESS;
5820 I915_WRITE(aud_cntl_st, i);
5821
5822 len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */
5823 DRM_DEBUG_DRIVER("ELD size %d\n", len);
5824 for (i = 0; i < len; i++)
5825 I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i));
5826
5827 i = I915_READ(aud_cntrl_st2);
5828 i |= eldv;
5829 I915_WRITE(aud_cntrl_st2, i);
5830}
5831
5832void intel_write_eld(struct drm_encoder *encoder,
5833 struct drm_display_mode *mode)
5834{
5835 struct drm_crtc *crtc = encoder->crtc;
5836 struct drm_connector *connector;
5837 struct drm_device *dev = encoder->dev;
5838 struct drm_i915_private *dev_priv = dev->dev_private;
5839
5840 connector = drm_select_eld(encoder, mode);
5841 if (!connector)
5842 return;
5843
5844 DRM_DEBUG_DRIVER("ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
5845 connector->base.id,
5846 drm_get_connector_name(connector),
5847 connector->encoder->base.id,
5848 drm_get_encoder_name(connector->encoder));
5849
5850 connector->eld[6] = drm_av_sync_delay(connector, mode) / 2;
5851
5852 if (dev_priv->display.write_eld)
5853 dev_priv->display.write_eld(connector, crtc);
5854}
5855
79e53945
JB		 5856/** Loads the palette/gamma unit for the CRTC with the prepared values */
5857void intel_crtc_load_lut(struct drm_crtc *crtc)
5858{
5859 struct drm_device *dev = crtc->dev;
5860 struct drm_i915_private *dev_priv = dev->dev_private;
5861 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9db4a9c7 5862 int palreg = PALETTE(intel_crtc->pipe);
79e53945
JB		 5863 int i;
5864
5865 /* The clocks have to be on to load the palette. */
5866 if (!crtc->enabled)
5867 return;
5868
f2b115e6 5869 /* use legacy palette for Ironlake */
bad720ff 5870 if (HAS_PCH_SPLIT(dev))
9db4a9c7 5871 palreg = LGC_PALETTE(intel_crtc->pipe);
2c07245f 5872
79e53945
JB		 5873 for (i = 0; i < 256; i++) {
5874 I915_WRITE(palreg + 4 * i,
5875 (intel_crtc->lut_r[i] << 16) |
5876 (intel_crtc->lut_g[i] << 8) |
5877 intel_crtc->lut_b[i]);
5878 }
5879}
5880
560b85bb
CW		 5881static void i845_update_cursor(struct drm_crtc *crtc, u32 base)
5882{
5883 struct drm_device *dev = crtc->dev;
5884 struct drm_i915_private *dev_priv = dev->dev_private;
5885 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5886 bool visible = base != 0;
5887 u32 cntl;
5888
5889 if (intel_crtc->cursor_visible == visible)
5890 return;
5891
9db4a9c7 5892 cntl = I915_READ(_CURACNTR);
560b85bb
CW		 5893 if (visible) {
5894 /* On these chipsets we can only modify the base whilst
5895 * the cursor is disabled.
5896 */
9db4a9c7 5897 I915_WRITE(_CURABASE, base);
560b85bb
CW		 5898
5899 cntl &= ~(CURSOR_FORMAT_MASK);
5900 /* XXX width must be 64, stride 256 => 0x00 << 28 */
5901 cntl |= CURSOR_ENABLE |
5902 CURSOR_GAMMA_ENABLE |
5903 CURSOR_FORMAT_ARGB;
5904 } else
5905 cntl &= ~(CURSOR_ENABLE | CURSOR_GAMMA_ENABLE);
9db4a9c7 5906 I915_WRITE(_CURACNTR, cntl);
560b85bb
CW		 5907
5908 intel_crtc->cursor_visible = visible;
5909}
5910
5911static void i9xx_update_cursor(struct drm_crtc *crtc, u32 base)
5912{
5913 struct drm_device *dev = crtc->dev;
5914 struct drm_i915_private *dev_priv = dev->dev_private;
5915 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5916 int pipe = intel_crtc->pipe;
5917 bool visible = base != 0;
5918
5919 if (intel_crtc->cursor_visible != visible) {
548f245b 5920 uint32_t cntl = I915_READ(CURCNTR(pipe));
560b85bb
CW		 5921 if (base) {
5922 cntl &= ~(CURSOR_MODE | MCURSOR_PIPE_SELECT);
5923 cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE;
5924 cntl |= pipe << 28; /* Connect to correct pipe */
5925 } else {
5926 cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE);
5927 cntl |= CURSOR_MODE_DISABLE;
5928 }
9db4a9c7 5929 I915_WRITE(CURCNTR(pipe), cntl);
560b85bb
CW		 5930
5931 intel_crtc->cursor_visible = visible;
5932 }
5933 /* and commit changes on next vblank */
9db4a9c7 5934 I915_WRITE(CURBASE(pipe), base);
560b85bb
CW		 5935}
5936
cda4b7d3 5937/* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */
6b383a7f
CW		 5938static void intel_crtc_update_cursor(struct drm_crtc *crtc,
5939 bool on)
cda4b7d3
CW		 5940{
5941 struct drm_device *dev = crtc->dev;
5942 struct drm_i915_private *dev_priv = dev->dev_private;
5943 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5944 int pipe = intel_crtc->pipe;
5945 int x = intel_crtc->cursor_x;
5946 int y = intel_crtc->cursor_y;
560b85bb 5947 u32 base, pos;
cda4b7d3
CW		 5948 bool visible;
5949
5950 pos = 0;
5951
6b383a7f 5952 if (on && crtc->enabled && crtc->fb) {
cda4b7d3
CW		 5953 base = intel_crtc->cursor_addr;
5954 if (x > (int) crtc->fb->width)
5955 base = 0;
5956
5957 if (y > (int) crtc->fb->height)
5958 base = 0;
5959 } else
5960 base = 0;
5961
5962 if (x < 0) {
5963 if (x + intel_crtc->cursor_width < 0)
5964 base = 0;
5965
5966 pos |= CURSOR_POS_SIGN << CURSOR_X_SHIFT;
5967 x = -x;
5968 }
5969 pos |= x << CURSOR_X_SHIFT;
5970
5971 if (y < 0) {
5972 if (y + intel_crtc->cursor_height < 0)
5973 base = 0;
5974
5975 pos |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT;
5976 y = -y;
5977 }
5978 pos |= y << CURSOR_Y_SHIFT;
5979
5980 visible = base != 0;
560b85bb 5981 if (!visible && !intel_crtc->cursor_visible)
cda4b7d3
CW		 5982 return;
5983
9db4a9c7 5984 I915_WRITE(CURPOS(pipe), pos);
560b85bb
CW		 5985 if (IS_845G(dev) || IS_I865G(dev))
5986 i845_update_cursor(crtc, base);
5987 else
5988 i9xx_update_cursor(crtc, base);
cda4b7d3
CW		 5989
5990 if (visible)
5991 intel_mark_busy(dev, to_intel_framebuffer(crtc->fb)->obj);
5992}
5993
79e53945 5994static int intel_crtc_cursor_set(struct drm_crtc *crtc,
05394f39 5995 struct drm_file *file,
79e53945
JB		 5996 uint32_t handle,
5997 uint32_t width, uint32_t height)
5998{
5999 struct drm_device *dev = crtc->dev;
6000 struct drm_i915_private *dev_priv = dev->dev_private;
6001 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
05394f39 6002 struct drm_i915_gem_object *obj;
cda4b7d3 6003 uint32_t addr;
3f8bc370 6004 int ret;
79e53945 6005
28c97730 6006 DRM_DEBUG_KMS("\n");
79e53945
JB		 6007
6008 /* if we want to turn off the cursor ignore width and height */
6009 if (!handle) {
28c97730 6010 DRM_DEBUG_KMS("cursor off\n");
3f8bc370 6011 addr = 0;
05394f39 6012 obj = NULL;
5004417d 6013 mutex_lock(&dev->struct_mutex);
3f8bc370 6014 goto finish;
79e53945
JB		 6015 }
6016
6017 /* Currently we only support 64x64 cursors */
6018 if (width != 64 || height != 64) {
6019 DRM_ERROR("we currently only support 64x64 cursors\n");
6020 return -EINVAL;
6021 }
6022
05394f39 6023 obj = to_intel_bo(drm_gem_object_lookup(dev, file, handle));
c8725226 6024 if (&obj->base == NULL)
79e53945
JB		 6025 return -ENOENT;
6026
05394f39 6027 if (obj->base.size < width * height * 4) {
79e53945 6028 DRM_ERROR("buffer is to small\n");
34b8686e
DA		 6029 ret = -ENOMEM;
6030 goto fail;
79e53945
JB		 6031 }
6032
71acb5eb 6033 /* we only need to pin inside GTT if cursor is non-phy */
7f9872e0 6034 mutex_lock(&dev->struct_mutex);
b295d1b6 6035 if (!dev_priv->info->cursor_needs_physical) {
d9e86c0e
CW		 6036 if (obj->tiling_mode) {
6037 DRM_ERROR("cursor cannot be tiled\n");
6038 ret = -EINVAL;
6039 goto fail_locked;
6040 }
6041
2da3b9b9 6042 ret = i915_gem_object_pin_to_display_plane(obj, 0, NULL);
e7b526bb
CW		 6043 if (ret) {
6044 DRM_ERROR("failed to move cursor bo into the GTT\n");
2da3b9b9 6045 goto fail_locked;
e7b526bb
CW		 6046 }
6047
d9e86c0e
CW		 6048 ret = i915_gem_object_put_fence(obj);
6049 if (ret) {
2da3b9b9 6050 DRM_ERROR("failed to release fence for cursor");
d9e86c0e
CW		 6051 goto fail_unpin;
6052 }
6053
05394f39 6054 addr = obj->gtt_offset;
71acb5eb 6055 } else {
6eeefaf3 6056 int align = IS_I830(dev) ? 16 * 1024 : 256;
05394f39 6057 ret = i915_gem_attach_phys_object(dev, obj,
6eeefaf3
CW		 6058 (intel_crtc->pipe == 0) ? I915_GEM_PHYS_CURSOR_0 : I915_GEM_PHYS_CURSOR_1,
6059 align);
71acb5eb
DA		 6060 if (ret) {
6061 DRM_ERROR("failed to attach phys object\n");
7f9872e0 6062 goto fail_locked;
71acb5eb 6063 }
05394f39 6064 addr = obj->phys_obj->handle->busaddr;
3f8bc370
KH		 6065 }
6066
a6c45cf0 6067 if (IS_GEN2(dev))
14b60391
JB		 6068 I915_WRITE(CURSIZE, (height << 12) | width);
6069
3f8bc370 6070 finish:
3f8bc370 6071 if (intel_crtc->cursor_bo) {
b295d1b6 6072 if (dev_priv->info->cursor_needs_physical) {
05394f39 6073 if (intel_crtc->cursor_bo != obj)
71acb5eb
DA		 6074 i915_gem_detach_phys_object(dev, intel_crtc->cursor_bo);
6075 } else
6076 i915_gem_object_unpin(intel_crtc->cursor_bo);
05394f39 6077 drm_gem_object_unreference(&intel_crtc->cursor_bo->base);
3f8bc370 6078 }
80824003 6079
7f9872e0 6080 mutex_unlock(&dev->struct_mutex);
3f8bc370
KH		 6081
6082 intel_crtc->cursor_addr = addr;
05394f39 6083 intel_crtc->cursor_bo = obj;
cda4b7d3
CW		 6084 intel_crtc->cursor_width = width;
6085 intel_crtc->cursor_height = height;
6086
6b383a7f 6087 intel_crtc_update_cursor(crtc, true);
3f8bc370 6088
79e53945 6089 return 0;
e7b526bb 6090fail_unpin:
05394f39 6091 i915_gem_object_unpin(obj);
7f9872e0 6092fail_locked:
34b8686e 6093 mutex_unlock(&dev->struct_mutex);
bc9025bd 6094fail:
05394f39 6095 drm_gem_object_unreference_unlocked(&obj->base);
34b8686e 6096 return ret;
79e53945
JB		 6097}
6098
6099static int intel_crtc_cursor_move(struct drm_crtc *crtc, int x, int y)
6100{
79e53945 6101 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
79e53945 6102
cda4b7d3
CW		 6103 intel_crtc->cursor_x = x;
6104 intel_crtc->cursor_y = y;
652c393a 6105
6b383a7f 6106 intel_crtc_update_cursor(crtc, true);
79e53945
JB		 6107
6108 return 0;
6109}
6110
6111/** Sets the color ramps on behalf of RandR */
6112void intel_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green,
6113 u16 blue, int regno)
6114{
6115 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6116
6117 intel_crtc->lut_r[regno] = red >> 8;
6118 intel_crtc->lut_g[regno] = green >> 8;
6119 intel_crtc->lut_b[regno] = blue >> 8;
6120}
6121
b8c00ac5
DA		 6122void intel_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green,
6123 u16 *blue, int regno)
6124{
6125 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6126
6127 *red = intel_crtc->lut_r[regno] << 8;
6128 *green = intel_crtc->lut_g[regno] << 8;
6129 *blue = intel_crtc->lut_b[regno] << 8;
6130}
6131
79e53945 6132static void intel_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green,
7203425a 6133 u16 *blue, uint32_t start, uint32_t size)
79e53945 6134{
7203425a 6135 int end = (start + size > 256) ? 256 : start + size, i;
79e53945 6136 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
79e53945 6137
7203425a 6138 for (i = start; i < end; i++) {
79e53945
JB		 6139 intel_crtc->lut_r[i] = red[i] >> 8;
6140 intel_crtc->lut_g[i] = green[i] >> 8;
6141 intel_crtc->lut_b[i] = blue[i] >> 8;
6142 }
6143
6144 intel_crtc_load_lut(crtc);
6145}
6146
6147/**
6148 * Get a pipe with a simple mode set on it for doing load-based monitor
6149 * detection.
6150 *
6151 * It will be up to the load-detect code to adjust the pipe as appropriate for
c751ce4f 6152 * its requirements. The pipe will be connected to no other encoders.
79e53945 6153 *
c751ce4f 6154 * Currently this code will only succeed if there is a pipe with no encoders
79e53945
JB		 6155 * configured for it. In the future, it could choose to temporarily disable
6156 * some outputs to free up a pipe for its use.
6157 *
6158 * \return crtc, or NULL if no pipes are available.
6159 */
6160
6161/* VESA 640x480x72Hz mode to set on the pipe */
6162static struct drm_display_mode load_detect_mode = {
6163 DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664,
6164 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
6165};
6166
d2dff872
CW		 6167static struct drm_framebuffer *
6168intel_framebuffer_create(struct drm_device *dev,
6169 struct drm_mode_fb_cmd *mode_cmd,
6170 struct drm_i915_gem_object *obj)
6171{
6172 struct intel_framebuffer *intel_fb;
6173 int ret;
6174
6175 intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL);
6176 if (!intel_fb) {
6177 drm_gem_object_unreference_unlocked(&obj->base);
6178 return ERR_PTR(-ENOMEM);
6179 }
6180
6181 ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj);
6182 if (ret) {
6183 drm_gem_object_unreference_unlocked(&obj->base);
6184 kfree(intel_fb);
6185 return ERR_PTR(ret);
6186 }
6187
6188 return &intel_fb->base;
6189}
6190
6191static u32
6192intel_framebuffer_pitch_for_width(int width, int bpp)
6193{
6194 u32 pitch = DIV_ROUND_UP(width * bpp, 8);
6195 return ALIGN(pitch, 64);
6196}
6197
6198static u32
6199intel_framebuffer_size_for_mode(struct drm_display_mode *mode, int bpp)
6200{
6201 u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp);
6202 return ALIGN(pitch * mode->vdisplay, PAGE_SIZE);
6203}
6204
6205static struct drm_framebuffer *
6206intel_framebuffer_create_for_mode(struct drm_device *dev,
6207 struct drm_display_mode *mode,
6208 int depth, int bpp)
6209{
6210 struct drm_i915_gem_object *obj;
6211 struct drm_mode_fb_cmd mode_cmd;
6212
6213 obj = i915_gem_alloc_object(dev,
6214 intel_framebuffer_size_for_mode(mode, bpp));
6215 if (obj == NULL)
6216 return ERR_PTR(-ENOMEM);
6217
6218 mode_cmd.width = mode->hdisplay;
6219 mode_cmd.height = mode->vdisplay;
6220 mode_cmd.depth = depth;
6221 mode_cmd.bpp = bpp;
6222 mode_cmd.pitch = intel_framebuffer_pitch_for_width(mode_cmd.width, bpp);
6223
6224 return intel_framebuffer_create(dev, &mode_cmd, obj);
6225}
6226
6227static struct drm_framebuffer *
6228mode_fits_in_fbdev(struct drm_device *dev,
6229 struct drm_display_mode *mode)
6230{
6231 struct drm_i915_private *dev_priv = dev->dev_private;
6232 struct drm_i915_gem_object *obj;
6233 struct drm_framebuffer *fb;
6234
6235 if (dev_priv->fbdev == NULL)
6236 return NULL;
6237
6238 obj = dev_priv->fbdev->ifb.obj;
6239 if (obj == NULL)
6240 return NULL;
6241
6242 fb = &dev_priv->fbdev->ifb.base;
6243 if (fb->pitch < intel_framebuffer_pitch_for_width(mode->hdisplay,
6244 fb->bits_per_pixel))
6245 return NULL;
6246
6247 if (obj->base.size < mode->vdisplay * fb->pitch)
6248 return NULL;
6249
6250 return fb;
6251}
6252
7173188d
CW		 6253bool intel_get_load_detect_pipe(struct intel_encoder *intel_encoder,
6254 struct drm_connector *connector,
6255 struct drm_display_mode *mode,
8261b191 6256 struct intel_load_detect_pipe *old)
79e53945
JB		 6257{
6258 struct intel_crtc *intel_crtc;
6259 struct drm_crtc *possible_crtc;
4ef69c7a 6260 struct drm_encoder *encoder = &intel_encoder->base;
79e53945
JB		 6261 struct drm_crtc *crtc = NULL;
6262 struct drm_device *dev = encoder->dev;
d2dff872 6263 struct drm_framebuffer *old_fb;
79e53945
JB		 6264 int i = -1;
6265
d2dff872
CW		 6266 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
6267 connector->base.id, drm_get_connector_name(connector),
6268 encoder->base.id, drm_get_encoder_name(encoder));
6269
79e53945
JB		 6270 /*
6271 * Algorithm gets a little messy:
7a5e4805 6272 *
79e53945
JB		 6273 * - if the connector already has an assigned crtc, use it (but make
6274 * sure it's on first)
7a5e4805 6275 *
79e53945
JB		 6276 * - try to find the first unused crtc that can drive this connector,
6277 * and use that if we find one
79e53945
JB		 6278 */
6279
6280 /* See if we already have a CRTC for this connector */
6281 if (encoder->crtc) {
6282 crtc = encoder->crtc;
8261b191 6283
79e53945 6284 intel_crtc = to_intel_crtc(crtc);
8261b191
CW		 6285 old->dpms_mode = intel_crtc->dpms_mode;
6286 old->load_detect_temp = false;
6287
6288 /* Make sure the crtc and connector are running */
79e53945 6289 if (intel_crtc->dpms_mode != DRM_MODE_DPMS_ON) {
6492711d
CW		 6290 struct drm_encoder_helper_funcs *encoder_funcs;
6291 struct drm_crtc_helper_funcs *crtc_funcs;
6292
79e53945
JB		 6293 crtc_funcs = crtc->helper_private;
6294 crtc_funcs->dpms(crtc, DRM_MODE_DPMS_ON);
6492711d
CW		 6295
6296 encoder_funcs = encoder->helper_private;
79e53945
JB		 6297 encoder_funcs->dpms(encoder, DRM_MODE_DPMS_ON);
6298 }
8261b191 6299
7173188d 6300 return true;
79e53945
JB		 6301 }
6302
6303 /* Find an unused one (if possible) */
6304 list_for_each_entry(possible_crtc, &dev->mode_config.crtc_list, head) {
6305 i++;
6306 if (!(encoder->possible_crtcs & (1 << i)))
6307 continue;
6308 if (!possible_crtc->enabled) {
6309 crtc = possible_crtc;
6310 break;
6311 }
79e53945
JB		 6312 }
6313
6314 /*
6315 * If we didn't find an unused CRTC, don't use any.
6316 */
6317 if (!crtc) {
7173188d
CW		 6318 DRM_DEBUG_KMS("no pipe available for load-detect\n");
6319 return false;
79e53945
JB		 6320 }
6321
6322 encoder->crtc = crtc;
c1c43977 6323 connector->encoder = encoder;
79e53945
JB		 6324
6325 intel_crtc = to_intel_crtc(crtc);
8261b191
CW		 6326 old->dpms_mode = intel_crtc->dpms_mode;
6327 old->load_detect_temp = true;
d2dff872 6328 old->release_fb = NULL;
79e53945 6329
6492711d
CW		 6330 if (!mode)
6331 mode = &load_detect_mode;
79e53945 6332
d2dff872
CW		 6333 old_fb = crtc->fb;
6334
6335 /* We need a framebuffer large enough to accommodate all accesses
6336 * that the plane may generate whilst we perform load detection.
6337 * We can not rely on the fbcon either being present (we get called
6338 * during its initialisation to detect all boot displays, or it may
6339 * not even exist) or that it is large enough to satisfy the
6340 * requested mode.
6341 */
6342 crtc->fb = mode_fits_in_fbdev(dev, mode);
6343 if (crtc->fb == NULL) {
6344 DRM_DEBUG_KMS("creating tmp fb for load-detection\n");
6345 crtc->fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32);
6346 old->release_fb = crtc->fb;
6347 } else
6348 DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n");
6349 if (IS_ERR(crtc->fb)) {
6350 DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n");
6351 crtc->fb = old_fb;
6352 return false;
79e53945 6353 }
79e53945 6354
d2dff872 6355 if (!drm_crtc_helper_set_mode(crtc, mode, 0, 0, old_fb)) {
6492711d 6356 DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n");
d2dff872
CW		 6357 if (old->release_fb)
6358 old->release_fb->funcs->destroy(old->release_fb);
6359 crtc->fb = old_fb;
6492711d 6360 return false;
79e53945 6361 }
7173188d 6362
79e53945 6363 /* let the connector get through one full cycle before testing */
9d0498a2 6364 intel_wait_for_vblank(dev, intel_crtc->pipe);
79e53945 6365
7173188d 6366 return true;
79e53945
JB		 6367}
6368
c1c43977 6369void intel_release_load_detect_pipe(struct intel_encoder *intel_encoder,
8261b191
CW		 6370 struct drm_connector *connector,
6371 struct intel_load_detect_pipe *old)
79e53945 6372{
4ef69c7a 6373 struct drm_encoder *encoder = &intel_encoder->base;
79e53945
JB		 6374 struct drm_device *dev = encoder->dev;
6375 struct drm_crtc *crtc = encoder->crtc;
6376 struct drm_encoder_helper_funcs *encoder_funcs = encoder->helper_private;
6377 struct drm_crtc_helper_funcs *crtc_funcs = crtc->helper_private;
6378
d2dff872
CW		 6379 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
6380 connector->base.id, drm_get_connector_name(connector),
6381 encoder->base.id, drm_get_encoder_name(encoder));
6382
8261b191 6383 if (old->load_detect_temp) {
c1c43977 6384 connector->encoder = NULL;
79e53945 6385 drm_helper_disable_unused_functions(dev);
d2dff872
CW		 6386
6387 if (old->release_fb)
6388 old->release_fb->funcs->destroy(old->release_fb);
6389
0622a53c 6390 return;
79e53945
JB		 6391 }
6392
c751ce4f 6393 /* Switch crtc and encoder back off if necessary */
0622a53c
CW		 6394 if (old->dpms_mode != DRM_MODE_DPMS_ON) {
6395 encoder_funcs->dpms(encoder, old->dpms_mode);
8261b191 6396 crtc_funcs->dpms(crtc, old->dpms_mode);
79e53945
JB		 6397 }
6398}
6399
6400/* Returns the clock of the currently programmed mode of the given pipe. */
6401static int intel_crtc_clock_get(struct drm_device *dev, struct drm_crtc *crtc)
6402{
6403 struct drm_i915_private *dev_priv = dev->dev_private;
6404 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6405 int pipe = intel_crtc->pipe;
548f245b 6406 u32 dpll = I915_READ(DPLL(pipe));
79e53945
JB		 6407 u32 fp;
6408 intel_clock_t clock;
6409
6410 if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0)
39adb7a5 6411 fp = I915_READ(FP0(pipe));
79e53945 6412 else
39adb7a5 6413 fp = I915_READ(FP1(pipe));
79e53945
JB		 6414
6415 clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT;
f2b115e6
AJ		 6416 if (IS_PINEVIEW(dev)) {
6417 clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1;
6418 clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT;
2177832f
SL		 6419 } else {
6420 clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT;
6421 clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT;
6422 }
6423
a6c45cf0 6424 if (!IS_GEN2(dev)) {
f2b115e6
AJ		 6425 if (IS_PINEVIEW(dev))
6426 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >>
6427 DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW);
2177832f
SL		 6428 else
6429 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >>
79e53945
JB		 6430 DPLL_FPA01_P1_POST_DIV_SHIFT);
6431
6432 switch (dpll & DPLL_MODE_MASK) {
6433 case DPLLB_MODE_DAC_SERIAL:
6434 clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ?
6435 5 : 10;
6436 break;
6437 case DPLLB_MODE_LVDS:
6438 clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ?
6439 7 : 14;
6440 break;
6441 default:
28c97730 6442 DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed "
79e53945
JB		 6443 "mode\n", (int)(dpll & DPLL_MODE_MASK));
6444 return 0;
6445 }
6446
6447 /* XXX: Handle the 100Mhz refclk */
2177832f 6448 intel_clock(dev, 96000, &clock);
79e53945
JB		 6449 } else {
6450 bool is_lvds = (pipe == 1) && (I915_READ(LVDS) & LVDS_PORT_EN);
6451
6452 if (is_lvds) {
6453 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >>
6454 DPLL_FPA01_P1_POST_DIV_SHIFT);
6455 clock.p2 = 14;
6456
6457 if ((dpll & PLL_REF_INPUT_MASK) ==
6458 PLLB_REF_INPUT_SPREADSPECTRUMIN) {
6459 /* XXX: might not be 66MHz */
2177832f 6460 intel_clock(dev, 66000, &clock);
79e53945 6461 } else
2177832f 6462 intel_clock(dev, 48000, &clock);
79e53945
JB		 6463 } else {
6464 if (dpll & PLL_P1_DIVIDE_BY_TWO)
6465 clock.p1 = 2;
6466 else {
6467 clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >>
6468 DPLL_FPA01_P1_POST_DIV_SHIFT) + 2;
6469 }
6470 if (dpll & PLL_P2_DIVIDE_BY_4)
6471 clock.p2 = 4;
6472 else
6473 clock.p2 = 2;
6474
2177832f 6475 intel_clock(dev, 48000, &clock);
79e53945
JB		 6476 }
6477 }
6478
6479 /* XXX: It would be nice to validate the clocks, but we can't reuse
6480 * i830PllIsValid() because it relies on the xf86_config connector
6481 * configuration being accurate, which it isn't necessarily.
6482 */
6483
6484 return clock.dot;
6485}
6486
6487/** Returns the currently programmed mode of the given pipe. */
6488struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev,
6489 struct drm_crtc *crtc)
6490{
548f245b 6491 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945
JB		 6492 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6493 int pipe = intel_crtc->pipe;
6494 struct drm_display_mode *mode;
548f245b
JB		 6495 int htot = I915_READ(HTOTAL(pipe));
6496 int hsync = I915_READ(HSYNC(pipe));
6497 int vtot = I915_READ(VTOTAL(pipe));
6498 int vsync = I915_READ(VSYNC(pipe));
79e53945
JB		 6499
6500 mode = kzalloc(sizeof(*mode), GFP_KERNEL);
6501 if (!mode)
6502 return NULL;
6503
6504 mode->clock = intel_crtc_clock_get(dev, crtc);
6505 mode->hdisplay = (htot & 0xffff) + 1;
6506 mode->htotal = ((htot & 0xffff0000) >> 16) + 1;
6507 mode->hsync_start = (hsync & 0xffff) + 1;
6508 mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1;
6509 mode->vdisplay = (vtot & 0xffff) + 1;
6510 mode->vtotal = ((vtot & 0xffff0000) >> 16) + 1;
6511 mode->vsync_start = (vsync & 0xffff) + 1;
6512 mode->vsync_end = ((vsync & 0xffff0000) >> 16) + 1;
6513
6514 drm_mode_set_name(mode);
6515 drm_mode_set_crtcinfo(mode, 0);
6516
6517 return mode;
6518}
6519
652c393a
JB		 6520#define GPU_IDLE_TIMEOUT 500 /* ms */
6521
6522/* When this timer fires, we've been idle for awhile */
6523static void intel_gpu_idle_timer(unsigned long arg)
6524{
6525 struct drm_device *dev = (struct drm_device *)arg;
6526 drm_i915_private_t *dev_priv = dev->dev_private;
6527
ff7ea4c0
CW		 6528 if (!list_empty(&dev_priv->mm.active_list)) {
6529 /* Still processing requests, so just re-arm the timer. */
6530 mod_timer(&dev_priv->idle_timer, jiffies +
6531 msecs_to_jiffies(GPU_IDLE_TIMEOUT));
6532 return;
6533 }
652c393a 6534
ff7ea4c0 6535 dev_priv->busy = false;
01dfba93 6536 queue_work(dev_priv->wq, &dev_priv->idle_work);
652c393a
JB		 6537}
6538
652c393a
JB		 6539#define CRTC_IDLE_TIMEOUT 1000 /* ms */
6540
6541static void intel_crtc_idle_timer(unsigned long arg)
6542{
6543 struct intel_crtc *intel_crtc = (struct intel_crtc *)arg;
6544 struct drm_crtc *crtc = &intel_crtc->base;
6545 drm_i915_private_t *dev_priv = crtc->dev->dev_private;
ff7ea4c0 6546 struct intel_framebuffer *intel_fb;
652c393a 6547
ff7ea4c0
CW		 6548 intel_fb = to_intel_framebuffer(crtc->fb);
6549 if (intel_fb && intel_fb->obj->active) {
6550 /* The framebuffer is still being accessed by the GPU. */
6551 mod_timer(&intel_crtc->idle_timer, jiffies +
6552 msecs_to_jiffies(CRTC_IDLE_TIMEOUT));
6553 return;
6554 }
652c393a 6555
ff7ea4c0 6556 intel_crtc->busy = false;
01dfba93 6557 queue_work(dev_priv->wq, &dev_priv->idle_work);
652c393a
JB		 6558}
6559
3dec0095 6560static void intel_increase_pllclock(struct drm_crtc *crtc)
652c393a
JB		 6561{
6562 struct drm_device *dev = crtc->dev;
6563 drm_i915_private_t *dev_priv = dev->dev_private;
6564 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6565 int pipe = intel_crtc->pipe;
dbdc6479
JB		 6566 int dpll_reg = DPLL(pipe);
6567 int dpll;
652c393a 6568
bad720ff 6569 if (HAS_PCH_SPLIT(dev))
652c393a
JB		 6570 return;
6571
6572 if (!dev_priv->lvds_downclock_avail)
6573 return;
6574
dbdc6479 6575 dpll = I915_READ(dpll_reg);
652c393a 6576 if (!HAS_PIPE_CXSR(dev) && (dpll & DISPLAY_RATE_SELECT_FPA1)) {
44d98a61 6577 DRM_DEBUG_DRIVER("upclocking LVDS\n");
652c393a
JB		 6578
6579 /* Unlock panel regs */
dbdc6479
JB		 6580 I915_WRITE(PP_CONTROL,
6581 I915_READ(PP_CONTROL) | PANEL_UNLOCK_REGS);
652c393a
JB		 6582
6583 dpll &= ~DISPLAY_RATE_SELECT_FPA1;
6584 I915_WRITE(dpll_reg, dpll);
9d0498a2 6585 intel_wait_for_vblank(dev, pipe);
dbdc6479 6586
652c393a
JB		 6587 dpll = I915_READ(dpll_reg);
6588 if (dpll & DISPLAY_RATE_SELECT_FPA1)
44d98a61 6589 DRM_DEBUG_DRIVER("failed to upclock LVDS!\n");
652c393a
JB		 6590
6591 /* ...and lock them again */
6592 I915_WRITE(PP_CONTROL, I915_READ(PP_CONTROL) & 0x3);
6593 }
6594
6595 /* Schedule downclock */
3dec0095
DV		 6596 mod_timer(&intel_crtc->idle_timer, jiffies +
6597 msecs_to_jiffies(CRTC_IDLE_TIMEOUT));
652c393a
JB		 6598}
6599
6600static void intel_decrease_pllclock(struct drm_crtc *crtc)
6601{
6602 struct drm_device *dev = crtc->dev;
6603 drm_i915_private_t *dev_priv = dev->dev_private;
6604 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6605 int pipe = intel_crtc->pipe;
9db4a9c7 6606 int dpll_reg = DPLL(pipe);
652c393a
JB		 6607 int dpll = I915_READ(dpll_reg);
6608
bad720ff 6609 if (HAS_PCH_SPLIT(dev))
652c393a
JB		 6610 return;
6611
6612 if (!dev_priv->lvds_downclock_avail)
6613 return;
6614
6615 /*
6616 * Since this is called by a timer, we should never get here in
6617 * the manual case.
6618 */
6619 if (!HAS_PIPE_CXSR(dev) && intel_crtc->lowfreq_avail) {
44d98a61 6620 DRM_DEBUG_DRIVER("downclocking LVDS\n");
652c393a
JB		 6621
6622 /* Unlock panel regs */
4a655f04
JB		 6623 I915_WRITE(PP_CONTROL, I915_READ(PP_CONTROL) |
6624 PANEL_UNLOCK_REGS);
652c393a
JB		 6625
6626 dpll |= DISPLAY_RATE_SELECT_FPA1;
6627 I915_WRITE(dpll_reg, dpll);
9d0498a2 6628 intel_wait_for_vblank(dev, pipe);
652c393a
JB		 6629 dpll = I915_READ(dpll_reg);
6630 if (!(dpll & DISPLAY_RATE_SELECT_FPA1))
44d98a61 6631 DRM_DEBUG_DRIVER("failed to downclock LVDS!\n");
652c393a
JB		 6632
6633 /* ...and lock them again */
6634 I915_WRITE(PP_CONTROL, I915_READ(PP_CONTROL) & 0x3);
6635 }
6636
6637}
6638
6639/**
6640 * intel_idle_update - adjust clocks for idleness
6641 * @work: work struct
6642 *
6643 * Either the GPU or display (or both) went idle. Check the busy status
6644 * here and adjust the CRTC and GPU clocks as necessary.
6645 */
6646static void intel_idle_update(struct work_struct *work)
6647{
6648 drm_i915_private_t *dev_priv = container_of(work, drm_i915_private_t,
6649 idle_work);
6650 struct drm_device *dev = dev_priv->dev;
6651 struct drm_crtc *crtc;
6652 struct intel_crtc *intel_crtc;
6653
6654 if (!i915_powersave)
6655 return;
6656
6657 mutex_lock(&dev->struct_mutex);
6658
7648fa99
JB		 6659 i915_update_gfx_val(dev_priv);
6660
652c393a
JB		 6661 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
6662 /* Skip inactive CRTCs */
6663 if (!crtc->fb)
6664 continue;
6665
6666 intel_crtc = to_intel_crtc(crtc);
6667 if (!intel_crtc->busy)
6668 intel_decrease_pllclock(crtc);
6669 }
6670
45ac22c8 6671
652c393a
JB		 6672 mutex_unlock(&dev->struct_mutex);
6673}
6674
6675/**
6676 * intel_mark_busy - mark the GPU and possibly the display busy
6677 * @dev: drm device
6678 * @obj: object we're operating on
6679 *
6680 * Callers can use this function to indicate that the GPU is busy processing
6681 * commands. If @obj matches one of the CRTC objects (i.e. it's a scanout
6682 * buffer), we'll also mark the display as busy, so we know to increase its
6683 * clock frequency.
6684 */
05394f39 6685void intel_mark_busy(struct drm_device *dev, struct drm_i915_gem_object *obj)
652c393a
JB		 6686{
6687 drm_i915_private_t *dev_priv = dev->dev_private;
6688 struct drm_crtc *crtc = NULL;
6689 struct intel_framebuffer *intel_fb;
6690 struct intel_crtc *intel_crtc;
6691
5e17ee74
ZW		 6692 if (!drm_core_check_feature(dev, DRIVER_MODESET))
6693 return;
6694
18b2190c 6695 if (!dev_priv->busy)
28cf798f 6696 dev_priv->busy = true;
18b2190c 6697 else
28cf798f
CW		 6698 mod_timer(&dev_priv->idle_timer, jiffies +
6699 msecs_to_jiffies(GPU_IDLE_TIMEOUT));
652c393a
JB		 6700
6701 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
6702 if (!crtc->fb)
6703 continue;
6704
6705 intel_crtc = to_intel_crtc(crtc);
6706 intel_fb = to_intel_framebuffer(crtc->fb);
6707 if (intel_fb->obj == obj) {
6708 if (!intel_crtc->busy) {
6709 /* Non-busy -> busy, upclock */
3dec0095 6710 intel_increase_pllclock(crtc);
652c393a
JB		 6711 intel_crtc->busy = true;
6712 } else {
6713 /* Busy -> busy, put off timer */
6714 mod_timer(&intel_crtc->idle_timer, jiffies +
6715 msecs_to_jiffies(CRTC_IDLE_TIMEOUT));
6716 }
6717 }
6718 }
6719}
6720
79e53945
JB		 6721static void intel_crtc_destroy(struct drm_crtc *crtc)
6722{
6723 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
67e77c5a
DV		 6724 struct drm_device *dev = crtc->dev;
6725 struct intel_unpin_work *work;
6726 unsigned long flags;
6727
6728 spin_lock_irqsave(&dev->event_lock, flags);
6729 work = intel_crtc->unpin_work;
6730 intel_crtc->unpin_work = NULL;
6731 spin_unlock_irqrestore(&dev->event_lock, flags);
6732
6733 if (work) {
6734 cancel_work_sync(&work->work);
6735 kfree(work);
6736 }
79e53945
JB		 6737
6738 drm_crtc_cleanup(crtc);
67e77c5a 6739
79e53945
JB		 6740 kfree(intel_crtc);
6741}
6742
6b95a207
KH		 6743static void intel_unpin_work_fn(struct work_struct *__work)
6744{
6745 struct intel_unpin_work *work =
6746 container_of(__work, struct intel_unpin_work, work);
6747
6748 mutex_lock(&work->dev->struct_mutex);
b1b87f6b 6749 i915_gem_object_unpin(work->old_fb_obj);
05394f39
CW		 6750 drm_gem_object_unreference(&work->pending_flip_obj->base);
6751 drm_gem_object_unreference(&work->old_fb_obj->base);
d9e86c0e 6752
7782de3b 6753 intel_update_fbc(work->dev);
6b95a207
KH		 6754 mutex_unlock(&work->dev->struct_mutex);
6755 kfree(work);
6756}
6757
1afe3e9d 6758static void do_intel_finish_page_flip(struct drm_device *dev,
49b14a5c 6759 struct drm_crtc *crtc)
6b95a207
KH		 6760{
6761 drm_i915_private_t *dev_priv = dev->dev_private;
6b95a207
KH		 6762 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6763 struct intel_unpin_work *work;
05394f39 6764 struct drm_i915_gem_object *obj;
6b95a207 6765 struct drm_pending_vblank_event *e;
49b14a5c 6766 struct timeval tnow, tvbl;
6b95a207
KH		 6767 unsigned long flags;
6768
6769 /* Ignore early vblank irqs */
6770 if (intel_crtc == NULL)
6771 return;
6772
49b14a5c
MK		 6773 do_gettimeofday(&tnow);
6774
6b95a207
KH		 6775 spin_lock_irqsave(&dev->event_lock, flags);
6776 work = intel_crtc->unpin_work;
6777 if (work == NULL || !work->pending) {
6778 spin_unlock_irqrestore(&dev->event_lock, flags);
6779 return;
6780 }
6781
6782 intel_crtc->unpin_work = NULL;
6b95a207
KH		 6783
6784 if (work->event) {
6785 e = work->event;
49b14a5c 6786 e->event.sequence = drm_vblank_count_and_time(dev, intel_crtc->pipe, &tvbl);
0af7e4df
MK		 6787
6788 /* Called before vblank count and timestamps have
6789 * been updated for the vblank interval of flip
6790 * completion? Need to increment vblank count and
6791 * add one videorefresh duration to returned timestamp
49b14a5c
MK		 6792 * to account for this. We assume this happened if we
6793 * get called over 0.9 frame durations after the last
6794 * timestamped vblank.
6795 *
6796 * This calculation can not be used with vrefresh rates
6797 * below 5Hz (10Hz to be on the safe side) without
6798 * promoting to 64 integers.
0af7e4df 6799 */
49b14a5c
MK		 6800 if (10 * (timeval_to_ns(&tnow) - timeval_to_ns(&tvbl)) >
6801 9 * crtc->framedur_ns) {
0af7e4df 6802 e->event.sequence++;
49b14a5c
MK		 6803 tvbl = ns_to_timeval(timeval_to_ns(&tvbl) +
6804 crtc->framedur_ns);
0af7e4df
MK		 6805 }
6806
49b14a5c
MK		 6807 e->event.tv_sec = tvbl.tv_sec;
6808 e->event.tv_usec = tvbl.tv_usec;
0af7e4df 6809
6b95a207
KH		 6810 list_add_tail(&e->base.link,
6811 &e->base.file_priv->event_list);
6812 wake_up_interruptible(&e->base.file_priv->event_wait);
6813 }
6814
0af7e4df
MK		 6815 drm_vblank_put(dev, intel_crtc->pipe);
6816
6b95a207
KH		 6817 spin_unlock_irqrestore(&dev->event_lock, flags);
6818
05394f39 6819 obj = work->old_fb_obj;
d9e86c0e 6820
e59f2bac 6821 atomic_clear_mask(1 << intel_crtc->plane,
05394f39
CW		 6822 &obj->pending_flip.counter);
6823 if (atomic_read(&obj->pending_flip) == 0)
f787a5f5 6824 wake_up(&dev_priv->pending_flip_queue);
d9e86c0e 6825
6b95a207 6826 schedule_work(&work->work);
e5510fac
JB		 6827
6828 trace_i915_flip_complete(intel_crtc->plane, work->pending_flip_obj);
6b95a207
KH		 6829}
6830
1afe3e9d
JB		 6831void intel_finish_page_flip(struct drm_device *dev, int pipe)
6832{
6833 drm_i915_private_t *dev_priv = dev->dev_private;
6834 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
6835
49b14a5c 6836 do_intel_finish_page_flip(dev, crtc);
1afe3e9d
JB		 6837}
6838
6839void intel_finish_page_flip_plane(struct drm_device *dev, int plane)
6840{
6841 drm_i915_private_t *dev_priv = dev->dev_private;
6842 struct drm_crtc *crtc = dev_priv->plane_to_crtc_mapping[plane];
6843
49b14a5c 6844 do_intel_finish_page_flip(dev, crtc);
1afe3e9d
JB		 6845}
6846
6b95a207
KH		 6847void intel_prepare_page_flip(struct drm_device *dev, int plane)
6848{
6849 drm_i915_private_t *dev_priv = dev->dev_private;
6850 struct intel_crtc *intel_crtc =
6851 to_intel_crtc(dev_priv->plane_to_crtc_mapping[plane]);
6852 unsigned long flags;
6853
6854 spin_lock_irqsave(&dev->event_lock, flags);
de3f440f 6855 if (intel_crtc->unpin_work) {
4e5359cd
SF		 6856 if ((++intel_crtc->unpin_work->pending) > 1)
6857 DRM_ERROR("Prepared flip multiple times\n");
de3f440f
JB		 6858 } else {
6859 DRM_DEBUG_DRIVER("preparing flip with no unpin work?\n");
6860 }
6b95a207
KH		 6861 spin_unlock_irqrestore(&dev->event_lock, flags);
6862}
6863
8c9f3aaf
JB		 6864static int intel_gen2_queue_flip(struct drm_device *dev,
6865 struct drm_crtc *crtc,
6866 struct drm_framebuffer *fb,
6867 struct drm_i915_gem_object *obj)
6868{
6869 struct drm_i915_private *dev_priv = dev->dev_private;
6870 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6871 unsigned long offset;
6872 u32 flip_mask;
6873 int ret;
6874
6875 ret = intel_pin_and_fence_fb_obj(dev, obj, LP_RING(dev_priv));
6876 if (ret)
6877 goto out;
6878
6879 /* Offset into the new buffer for cases of shared fbs between CRTCs */
6880 offset = crtc->y * fb->pitch + crtc->x * fb->bits_per_pixel/8;
6881
6882 ret = BEGIN_LP_RING(6);
6883 if (ret)
6884 goto out;
6885
6886 /* Can't queue multiple flips, so wait for the previous
6887 * one to finish before executing the next.
6888 */
6889 if (intel_crtc->plane)
6890 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
6891 else
6892 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
6893 OUT_RING(MI_WAIT_FOR_EVENT | flip_mask);
6894 OUT_RING(MI_NOOP);
6895 OUT_RING(MI_DISPLAY_FLIP |
6896 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
6897 OUT_RING(fb->pitch);
6898 OUT_RING(obj->gtt_offset + offset);
6899 OUT_RING(MI_NOOP);
6900 ADVANCE_LP_RING();
6901out:
6902 return ret;
6903}
6904
6905static int intel_gen3_queue_flip(struct drm_device *dev,
6906 struct drm_crtc *crtc,
6907 struct drm_framebuffer *fb,
6908 struct drm_i915_gem_object *obj)
6909{
6910 struct drm_i915_private *dev_priv = dev->dev_private;
6911 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6912 unsigned long offset;
6913 u32 flip_mask;
6914 int ret;
6915
6916 ret = intel_pin_and_fence_fb_obj(dev, obj, LP_RING(dev_priv));
6917 if (ret)
6918 goto out;
6919
6920 /* Offset into the new buffer for cases of shared fbs between CRTCs */
6921 offset = crtc->y * fb->pitch + crtc->x * fb->bits_per_pixel/8;
6922
6923 ret = BEGIN_LP_RING(6);
6924 if (ret)
6925 goto out;
6926
6927 if (intel_crtc->plane)
6928 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
6929 else
6930 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
6931 OUT_RING(MI_WAIT_FOR_EVENT | flip_mask);
6932 OUT_RING(MI_NOOP);
6933 OUT_RING(MI_DISPLAY_FLIP_I915 |
6934 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
6935 OUT_RING(fb->pitch);
6936 OUT_RING(obj->gtt_offset + offset);
6937 OUT_RING(MI_NOOP);
6938
6939 ADVANCE_LP_RING();
6940out:
6941 return ret;
6942}
6943
6944static int intel_gen4_queue_flip(struct drm_device *dev,
6945 struct drm_crtc *crtc,
6946 struct drm_framebuffer *fb,
6947 struct drm_i915_gem_object *obj)
6948{
6949 struct drm_i915_private *dev_priv = dev->dev_private;
6950 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6951 uint32_t pf, pipesrc;
6952 int ret;
6953
6954 ret = intel_pin_and_fence_fb_obj(dev, obj, LP_RING(dev_priv));
6955 if (ret)
6956 goto out;
6957
6958 ret = BEGIN_LP_RING(4);
6959 if (ret)
6960 goto out;
6961
6962 /* i965+ uses the linear or tiled offsets from the
6963 * Display Registers (which do not change across a page-flip)
6964 * so we need only reprogram the base address.
6965 */
6966 OUT_RING(MI_DISPLAY_FLIP |
6967 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
6968 OUT_RING(fb->pitch);
6969 OUT_RING(obj->gtt_offset | obj->tiling_mode);
6970
6971 /* XXX Enabling the panel-fitter across page-flip is so far
6972 * untested on non-native modes, so ignore it for now.
6973 * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE;
6974 */
6975 pf = 0;
6976 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
6977 OUT_RING(pf | pipesrc);
6978 ADVANCE_LP_RING();
6979out:
6980 return ret;
6981}
6982
6983static int intel_gen6_queue_flip(struct drm_device *dev,
6984 struct drm_crtc *crtc,
6985 struct drm_framebuffer *fb,
6986 struct drm_i915_gem_object *obj)
6987{
6988 struct drm_i915_private *dev_priv = dev->dev_private;
6989 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6990 uint32_t pf, pipesrc;
6991 int ret;
6992
6993 ret = intel_pin_and_fence_fb_obj(dev, obj, LP_RING(dev_priv));
6994 if (ret)
6995 goto out;
6996
6997 ret = BEGIN_LP_RING(4);
6998 if (ret)
6999 goto out;
7000
7001 OUT_RING(MI_DISPLAY_FLIP |
7002 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
7003 OUT_RING(fb->pitch | obj->tiling_mode);
7004 OUT_RING(obj->gtt_offset);
7005
7006 pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE;
7007 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
7008 OUT_RING(pf | pipesrc);
7009 ADVANCE_LP_RING();
7010out:
7011 return ret;
7012}
7013
7c9017e5
JB		 7014/*
7015 * On gen7 we currently use the blit ring because (in early silicon at least)
7016 * the render ring doesn't give us interrpts for page flip completion, which
7017 * means clients will hang after the first flip is queued. Fortunately the
7018 * blit ring generates interrupts properly, so use it instead.
7019 */
7020static int intel_gen7_queue_flip(struct drm_device *dev,
7021 struct drm_crtc *crtc,
7022 struct drm_framebuffer *fb,
7023 struct drm_i915_gem_object *obj)
7024{
7025 struct drm_i915_private *dev_priv = dev->dev_private;
7026 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7027 struct intel_ring_buffer *ring = &dev_priv->ring[BCS];
7028 int ret;
7029
7030 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
7031 if (ret)
7032 goto out;
7033
7034 ret = intel_ring_begin(ring, 4);
7035 if (ret)
7036 goto out;
7037
7038 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | (intel_crtc->plane << 19));
7039 intel_ring_emit(ring, (fb->pitch | obj->tiling_mode));
7040 intel_ring_emit(ring, (obj->gtt_offset));
7041 intel_ring_emit(ring, (MI_NOOP));
7042 intel_ring_advance(ring);
7043out:
7044 return ret;
7045}
7046
8c9f3aaf
JB		 7047static int intel_default_queue_flip(struct drm_device *dev,
7048 struct drm_crtc *crtc,
7049 struct drm_framebuffer *fb,
7050 struct drm_i915_gem_object *obj)
7051{
7052 return -ENODEV;
7053}
7054
6b95a207
KH		 7055static int intel_crtc_page_flip(struct drm_crtc *crtc,
7056 struct drm_framebuffer *fb,
7057 struct drm_pending_vblank_event *event)
7058{
7059 struct drm_device *dev = crtc->dev;
7060 struct drm_i915_private *dev_priv = dev->dev_private;
7061 struct intel_framebuffer *intel_fb;
05394f39 7062 struct drm_i915_gem_object *obj;
6b95a207
KH		 7063 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7064 struct intel_unpin_work *work;
8c9f3aaf 7065 unsigned long flags;
52e68630 7066 int ret;
6b95a207
KH		 7067
7068 work = kzalloc(sizeof *work, GFP_KERNEL);
7069 if (work == NULL)
7070 return -ENOMEM;
7071
6b95a207
KH		 7072 work->event = event;
7073 work->dev = crtc->dev;
7074 intel_fb = to_intel_framebuffer(crtc->fb);
b1b87f6b 7075 work->old_fb_obj = intel_fb->obj;
6b95a207
KH		 7076 INIT_WORK(&work->work, intel_unpin_work_fn);
7077
7078 /* We borrow the event spin lock for protecting unpin_work */
7079 spin_lock_irqsave(&dev->event_lock, flags);
7080 if (intel_crtc->unpin_work) {
7081 spin_unlock_irqrestore(&dev->event_lock, flags);
7082 kfree(work);
468f0b44
CW		 7083
7084 DRM_DEBUG_DRIVER("flip queue: crtc already busy\n");
6b95a207
KH		 7085 return -EBUSY;
7086 }
7087 intel_crtc->unpin_work = work;
7088 spin_unlock_irqrestore(&dev->event_lock, flags);
7089
7090 intel_fb = to_intel_framebuffer(fb);
7091 obj = intel_fb->obj;
7092
468f0b44 7093 mutex_lock(&dev->struct_mutex);
6b95a207 7094
75dfca80 7095 /* Reference the objects for the scheduled work. */
05394f39
CW		 7096 drm_gem_object_reference(&work->old_fb_obj->base);
7097 drm_gem_object_reference(&obj->base);
6b95a207
KH		 7098
7099 crtc->fb = fb;
96b099fd
CW		 7100
7101 ret = drm_vblank_get(dev, intel_crtc->pipe);
7102 if (ret)
7103 goto cleanup_objs;
7104
e1f99ce6 7105 work->pending_flip_obj = obj;
e1f99ce6 7106
4e5359cd
SF		 7107 work->enable_stall_check = true;
7108
e1f99ce6
CW		 7109 /* Block clients from rendering to the new back buffer until
7110 * the flip occurs and the object is no longer visible.
7111 */
05394f39 7112 atomic_add(1 << intel_crtc->plane, &work->old_fb_obj->pending_flip);
e1f99ce6 7113
8c9f3aaf
JB		 7114 ret = dev_priv->display.queue_flip(dev, crtc, fb, obj);
7115 if (ret)
7116 goto cleanup_pending;
6b95a207 7117
7782de3b 7118 intel_disable_fbc(dev);
6b95a207
KH		 7119 mutex_unlock(&dev->struct_mutex);
7120
e5510fac
JB		 7121 trace_i915_flip_request(intel_crtc->plane, obj);
7122
6b95a207 7123 return 0;
96b099fd 7124
8c9f3aaf
JB		 7125cleanup_pending:
7126 atomic_sub(1 << intel_crtc->plane, &work->old_fb_obj->pending_flip);
96b099fd 7127cleanup_objs:
05394f39
CW		 7128 drm_gem_object_unreference(&work->old_fb_obj->base);
7129 drm_gem_object_unreference(&obj->base);
96b099fd
CW		 7130 mutex_unlock(&dev->struct_mutex);
7131
7132 spin_lock_irqsave(&dev->event_lock, flags);
7133 intel_crtc->unpin_work = NULL;
7134 spin_unlock_irqrestore(&dev->event_lock, flags);
7135
7136 kfree(work);
7137
7138 return ret;
6b95a207
KH		 7139}
7140
47f1c6c9
CW		 7141static void intel_sanitize_modesetting(struct drm_device *dev,
7142 int pipe, int plane)
7143{
7144 struct drm_i915_private *dev_priv = dev->dev_private;
7145 u32 reg, val;
7146
7147 if (HAS_PCH_SPLIT(dev))
7148 return;
7149
7150 /* Who knows what state these registers were left in by the BIOS or
7151 * grub?
7152 *
7153 * If we leave the registers in a conflicting state (e.g. with the
7154 * display plane reading from the other pipe than the one we intend
7155 * to use) then when we attempt to teardown the active mode, we will
7156 * not disable the pipes and planes in the correct order -- leaving
7157 * a plane reading from a disabled pipe and possibly leading to
7158 * undefined behaviour.
7159 */
7160
7161 reg = DSPCNTR(plane);
7162 val = I915_READ(reg);
7163
7164 if ((val & DISPLAY_PLANE_ENABLE) == 0)
7165 return;
7166 if (!!(val & DISPPLANE_SEL_PIPE_MASK) == pipe)
7167 return;
7168
7169 /* This display plane is active and attached to the other CPU pipe. */
7170 pipe = !pipe;
7171
7172 /* Disable the plane and wait for it to stop reading from the pipe. */
b24e7179
JB		 7173 intel_disable_plane(dev_priv, plane, pipe);
7174 intel_disable_pipe(dev_priv, pipe);
47f1c6c9 7175}
79e53945 7176
f6e5b160
CW		 7177static void intel_crtc_reset(struct drm_crtc *crtc)
7178{
7179 struct drm_device *dev = crtc->dev;
7180 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7181
7182 /* Reset flags back to the 'unknown' status so that they
7183 * will be correctly set on the initial modeset.
7184 */
7185 intel_crtc->dpms_mode = -1;
7186
7187 /* We need to fix up any BIOS configuration that conflicts with
7188 * our expectations.
7189 */
7190 intel_sanitize_modesetting(dev, intel_crtc->pipe, intel_crtc->plane);
7191}
7192
7193static struct drm_crtc_helper_funcs intel_helper_funcs = {
7194 .dpms = intel_crtc_dpms,
7195 .mode_fixup = intel_crtc_mode_fixup,
7196 .mode_set = intel_crtc_mode_set,
7197 .mode_set_base = intel_pipe_set_base,
7198 .mode_set_base_atomic = intel_pipe_set_base_atomic,
7199 .load_lut = intel_crtc_load_lut,
7200 .disable = intel_crtc_disable,
7201};
7202
7203static const struct drm_crtc_funcs intel_crtc_funcs = {
7204 .reset = intel_crtc_reset,
7205 .cursor_set = intel_crtc_cursor_set,
7206 .cursor_move = intel_crtc_cursor_move,
7207 .gamma_set = intel_crtc_gamma_set,
7208 .set_config = drm_crtc_helper_set_config,
7209 .destroy = intel_crtc_destroy,
7210 .page_flip = intel_crtc_page_flip,
7211};
7212
b358d0a6 7213static void intel_crtc_init(struct drm_device *dev, int pipe)
79e53945 7214{
22fd0fab 7215 drm_i915_private_t *dev_priv = dev->dev_private;
79e53945
JB		 7216 struct intel_crtc *intel_crtc;
7217 int i;
7218
7219 intel_crtc = kzalloc(sizeof(struct intel_crtc) + (INTELFB_CONN_LIMIT * sizeof(struct drm_connector *)), GFP_KERNEL);
7220 if (intel_crtc == NULL)
7221 return;
7222
7223 drm_crtc_init(dev, &intel_crtc->base, &intel_crtc_funcs);
7224
7225 drm_mode_crtc_set_gamma_size(&intel_crtc->base, 256);
79e53945
JB		 7226 for (i = 0; i < 256; i++) {
7227 intel_crtc->lut_r[i] = i;
7228 intel_crtc->lut_g[i] = i;
7229 intel_crtc->lut_b[i] = i;
7230 }
7231
80824003
JB		 7232 /* Swap pipes & planes for FBC on pre-965 */
7233 intel_crtc->pipe = pipe;
7234 intel_crtc->plane = pipe;
e2e767ab 7235 if (IS_MOBILE(dev) && IS_GEN3(dev)) {
28c97730 7236 DRM_DEBUG_KMS("swapping pipes & planes for FBC\n");
e2e767ab 7237 intel_crtc->plane = !pipe;
80824003
JB		 7238 }
7239
22fd0fab
JB		 7240 BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) ||
7241 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL);
7242 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = &intel_crtc->base;
7243 dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = &intel_crtc->base;
7244
5d1d0cc8 7245 intel_crtc_reset(&intel_crtc->base);
04dbff52 7246 intel_crtc->active = true; /* force the pipe off on setup_init_config */
5a354204 7247 intel_crtc->bpp = 24; /* default for pre-Ironlake */
7e7d76c3
JB		 7248
7249 if (HAS_PCH_SPLIT(dev)) {
7250 intel_helper_funcs.prepare = ironlake_crtc_prepare;
7251 intel_helper_funcs.commit = ironlake_crtc_commit;
7252 } else {
7253 intel_helper_funcs.prepare = i9xx_crtc_prepare;
7254 intel_helper_funcs.commit = i9xx_crtc_commit;
7255 }
7256
79e53945
JB		 7257 drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs);
7258
652c393a
JB		 7259 intel_crtc->busy = false;
7260
7261 setup_timer(&intel_crtc->idle_timer, intel_crtc_idle_timer,
7262 (unsigned long)intel_crtc);
79e53945
JB		 7263}
7264
08d7b3d1 7265int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data,
05394f39 7266 struct drm_file *file)
08d7b3d1
CW		 7267{
7268 drm_i915_private_t *dev_priv = dev->dev_private;
7269 struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data;
c05422d5
DV		 7270 struct drm_mode_object *drmmode_obj;
7271 struct intel_crtc *crtc;
08d7b3d1
CW		 7272
7273 if (!dev_priv) {
7274 DRM_ERROR("called with no initialization\n");
7275 return -EINVAL;
7276 }
7277
c05422d5
DV		 7278 drmmode_obj = drm_mode_object_find(dev, pipe_from_crtc_id->crtc_id,
7279 DRM_MODE_OBJECT_CRTC);
08d7b3d1 7280
c05422d5 7281 if (!drmmode_obj) {
08d7b3d1
CW		 7282 DRM_ERROR("no such CRTC id\n");
7283 return -EINVAL;
7284 }
7285
c05422d5
DV		 7286 crtc = to_intel_crtc(obj_to_crtc(drmmode_obj));
7287 pipe_from_crtc_id->pipe = crtc->pipe;
08d7b3d1 7288
c05422d5 7289 return 0;
08d7b3d1
CW		 7290}
7291
c5e4df33 7292static int intel_encoder_clones(struct drm_device *dev, int type_mask)
79e53945 7293{
4ef69c7a 7294 struct intel_encoder *encoder;
79e53945 7295 int index_mask = 0;
79e53945
JB		 7296 int entry = 0;
7297
4ef69c7a
CW		 7298 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
7299 if (type_mask & encoder->clone_mask)
79e53945
JB		 7300 index_mask |= (1 << entry);
7301 entry++;
7302 }
4ef69c7a 7303
79e53945
JB		 7304 return index_mask;
7305}
7306
4d302442
CW		 7307static bool has_edp_a(struct drm_device *dev)
7308{
7309 struct drm_i915_private *dev_priv = dev->dev_private;
7310
7311 if (!IS_MOBILE(dev))
7312 return false;
7313
7314 if ((I915_READ(DP_A) & DP_DETECTED) == 0)
7315 return false;
7316
7317 if (IS_GEN5(dev) &&
7318 (I915_READ(ILK_DISPLAY_CHICKEN_FUSES) & ILK_eDP_A_DISABLE))
7319 return false;
7320
7321 return true;
7322}
7323
79e53945
JB		 7324static void intel_setup_outputs(struct drm_device *dev)
7325{
725e30ad 7326 struct drm_i915_private *dev_priv = dev->dev_private;
4ef69c7a 7327 struct intel_encoder *encoder;
cb0953d7 7328 bool dpd_is_edp = false;
c5d1b51d 7329 bool has_lvds = false;
79e53945 7330
541998a1 7331 if (IS_MOBILE(dev) && !IS_I830(dev))
c5d1b51d
CW		 7332 has_lvds = intel_lvds_init(dev);
7333 if (!has_lvds && !HAS_PCH_SPLIT(dev)) {
7334 /* disable the panel fitter on everything but LVDS */
7335 I915_WRITE(PFIT_CONTROL, 0);
7336 }
79e53945 7337
bad720ff 7338 if (HAS_PCH_SPLIT(dev)) {
cb0953d7 7339 dpd_is_edp = intel_dpd_is_edp(dev);
30ad48b7 7340
4d302442 7341 if (has_edp_a(dev))
32f9d658
ZW		 7342 intel_dp_init(dev, DP_A);
7343
cb0953d7
AJ		 7344 if (dpd_is_edp && (I915_READ(PCH_DP_D) & DP_DETECTED))
7345 intel_dp_init(dev, PCH_DP_D);
7346 }
7347
7348 intel_crt_init(dev);
7349
7350 if (HAS_PCH_SPLIT(dev)) {
7351 int found;
7352
30ad48b7 7353 if (I915_READ(HDMIB) & PORT_DETECTED) {
461ed3ca
ZY		 7354 /* PCH SDVOB multiplex with HDMIB */
7355 found = intel_sdvo_init(dev, PCH_SDVOB);
30ad48b7
ZW		 7356 if (!found)
7357 intel_hdmi_init(dev, HDMIB);
5eb08b69
ZW		 7358 if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED))
7359 intel_dp_init(dev, PCH_DP_B);
30ad48b7
ZW		 7360 }
7361
7362 if (I915_READ(HDMIC) & PORT_DETECTED)
7363 intel_hdmi_init(dev, HDMIC);
7364
7365 if (I915_READ(HDMID) & PORT_DETECTED)
7366 intel_hdmi_init(dev, HDMID);
7367
5eb08b69
ZW		 7368 if (I915_READ(PCH_DP_C) & DP_DETECTED)
7369 intel_dp_init(dev, PCH_DP_C);
7370
cb0953d7 7371 if (!dpd_is_edp && (I915_READ(PCH_DP_D) & DP_DETECTED))
5eb08b69
ZW		 7372 intel_dp_init(dev, PCH_DP_D);
7373
103a196f 7374 } else if (SUPPORTS_DIGITAL_OUTPUTS(dev)) {
27185ae1 7375 bool found = false;
7d57382e 7376
725e30ad 7377 if (I915_READ(SDVOB) & SDVO_DETECTED) {
b01f2c3a 7378 DRM_DEBUG_KMS("probing SDVOB\n");
725e30ad 7379 found = intel_sdvo_init(dev, SDVOB);
b01f2c3a
JB		 7380 if (!found && SUPPORTS_INTEGRATED_HDMI(dev)) {
7381 DRM_DEBUG_KMS("probing HDMI on SDVOB\n");
725e30ad 7382 intel_hdmi_init(dev, SDVOB);
b01f2c3a 7383 }
27185ae1 7384
b01f2c3a
JB		 7385 if (!found && SUPPORTS_INTEGRATED_DP(dev)) {
7386 DRM_DEBUG_KMS("probing DP_B\n");
a4fc5ed6 7387 intel_dp_init(dev, DP_B);
b01f2c3a 7388 }
725e30ad 7389 }
13520b05
KH		 7390
7391 /* Before G4X SDVOC doesn't have its own detect register */
13520b05 7392
b01f2c3a
JB		 7393 if (I915_READ(SDVOB) & SDVO_DETECTED) {
7394 DRM_DEBUG_KMS("probing SDVOC\n");
725e30ad 7395 found = intel_sdvo_init(dev, SDVOC);
b01f2c3a 7396 }
27185ae1
ML		 7397
7398 if (!found && (I915_READ(SDVOC) & SDVO_DETECTED)) {
7399
b01f2c3a
JB		 7400 if (SUPPORTS_INTEGRATED_HDMI(dev)) {
7401 DRM_DEBUG_KMS("probing HDMI on SDVOC\n");
725e30ad 7402 intel_hdmi_init(dev, SDVOC);
b01f2c3a
JB		 7403 }
7404 if (SUPPORTS_INTEGRATED_DP(dev)) {
7405 DRM_DEBUG_KMS("probing DP_C\n");
a4fc5ed6 7406 intel_dp_init(dev, DP_C);
b01f2c3a 7407 }
725e30ad 7408 }
27185ae1 7409
b01f2c3a
JB		 7410 if (SUPPORTS_INTEGRATED_DP(dev) &&
7411 (I915_READ(DP_D) & DP_DETECTED)) {
7412 DRM_DEBUG_KMS("probing DP_D\n");
a4fc5ed6 7413 intel_dp_init(dev, DP_D);
b01f2c3a 7414 }
bad720ff 7415 } else if (IS_GEN2(dev))
79e53945
JB		 7416 intel_dvo_init(dev);
7417
103a196f 7418 if (SUPPORTS_TV(dev))
79e53945
JB		 7419 intel_tv_init(dev);
7420
4ef69c7a
CW		 7421 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
7422 encoder->base.possible_crtcs = encoder->crtc_mask;
7423 encoder->base.possible_clones =
7424 intel_encoder_clones(dev, encoder->clone_mask);
79e53945 7425 }
47356eb6 7426
2c7111db
CW		 7427 /* disable all the possible outputs/crtcs before entering KMS mode */
7428 drm_helper_disable_unused_functions(dev);
9fb526db
KP		 7429
7430 if (HAS_PCH_SPLIT(dev))
7431 ironlake_init_pch_refclk(dev);
79e53945
JB		 7432}
7433
7434static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb)
7435{
7436 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
79e53945
JB		 7437
7438 drm_framebuffer_cleanup(fb);
05394f39 7439 drm_gem_object_unreference_unlocked(&intel_fb->obj->base);
79e53945
JB		 7440
7441 kfree(intel_fb);
7442}
7443
7444static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb,
05394f39 7445 struct drm_file *file,
79e53945
JB		 7446 unsigned int *handle)
7447{
7448 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
05394f39 7449 struct drm_i915_gem_object *obj = intel_fb->obj;
79e53945 7450
05394f39 7451 return drm_gem_handle_create(file, &obj->base, handle);
79e53945
JB		 7452}
7453
7454static const struct drm_framebuffer_funcs intel_fb_funcs = {
7455 .destroy = intel_user_framebuffer_destroy,
7456 .create_handle = intel_user_framebuffer_create_handle,
7457};
7458
38651674
DA		 7459int intel_framebuffer_init(struct drm_device *dev,
7460 struct intel_framebuffer *intel_fb,
7461 struct drm_mode_fb_cmd *mode_cmd,
05394f39 7462 struct drm_i915_gem_object *obj)
79e53945 7463{
79e53945
JB		 7464 int ret;
7465
05394f39 7466 if (obj->tiling_mode == I915_TILING_Y)
57cd6508
CW		 7467 return -EINVAL;
7468
7469 if (mode_cmd->pitch & 63)
7470 return -EINVAL;
7471
7472 switch (mode_cmd->bpp) {
7473 case 8:
7474 case 16:
b5626747
JB		 7475 /* Only pre-ILK can handle 5:5:5 */
7476 if (mode_cmd->depth == 15 && !HAS_PCH_SPLIT(dev))
7477 return -EINVAL;
7478 break;
7479
57cd6508
CW		 7480 case 24:
7481 case 32:
7482 break;
7483 default:
7484 return -EINVAL;
7485 }
7486
79e53945
JB		 7487 ret = drm_framebuffer_init(dev, &intel_fb->base, &intel_fb_funcs);
7488 if (ret) {
7489 DRM_ERROR("framebuffer init failed %d\n", ret);
7490 return ret;
7491 }
7492
7493 drm_helper_mode_fill_fb_struct(&intel_fb->base, mode_cmd);
79e53945 7494 intel_fb->obj = obj;
79e53945
JB		 7495 return 0;
7496}
7497
79e53945
JB		 7498static struct drm_framebuffer *
7499intel_user_framebuffer_create(struct drm_device *dev,
7500 struct drm_file *filp,
7501 struct drm_mode_fb_cmd *mode_cmd)
7502{
05394f39 7503 struct drm_i915_gem_object *obj;
79e53945 7504
05394f39 7505 obj = to_intel_bo(drm_gem_object_lookup(dev, filp, mode_cmd->handle));
c8725226 7506 if (&obj->base == NULL)
cce13ff7 7507 return ERR_PTR(-ENOENT);
79e53945 7508
d2dff872 7509 return intel_framebuffer_create(dev, mode_cmd, obj);
79e53945
JB		 7510}
7511
79e53945 7512static const struct drm_mode_config_funcs intel_mode_funcs = {
79e53945 7513 .fb_create = intel_user_framebuffer_create,
eb1f8e4f 7514 .output_poll_changed = intel_fb_output_poll_changed,
79e53945
JB		 7515};
7516
05394f39 7517static struct drm_i915_gem_object *
aa40d6bb 7518intel_alloc_context_page(struct drm_device *dev)
9ea8d059 7519{
05394f39 7520 struct drm_i915_gem_object *ctx;
9ea8d059
CW		 7521 int ret;
7522
2c34b850
BW		 7523 WARN_ON(!mutex_is_locked(&dev->struct_mutex));
7524
aa40d6bb
ZN		 7525 ctx = i915_gem_alloc_object(dev, 4096);
7526 if (!ctx) {
9ea8d059
CW		 7527 DRM_DEBUG("failed to alloc power context, RC6 disabled\n");
7528 return NULL;
7529 }
7530
75e9e915 7531 ret = i915_gem_object_pin(ctx, 4096, true);
9ea8d059
CW		 7532 if (ret) {
7533 DRM_ERROR("failed to pin power context: %d\n", ret);
7534 goto err_unref;
7535 }
7536
aa40d6bb 7537 ret = i915_gem_object_set_to_gtt_domain(ctx, 1);
9ea8d059
CW		 7538 if (ret) {
7539 DRM_ERROR("failed to set-domain on power context: %d\n", ret);
7540 goto err_unpin;
7541 }
9ea8d059 7542
aa40d6bb 7543 return ctx;
9ea8d059
CW		 7544
7545err_unpin:
aa40d6bb 7546 i915_gem_object_unpin(ctx);
9ea8d059 7547err_unref:
05394f39 7548 drm_gem_object_unreference(&ctx->base);
9ea8d059
CW		 7549 mutex_unlock(&dev->struct_mutex);
7550 return NULL;
7551}
7552
7648fa99
JB		 7553bool ironlake_set_drps(struct drm_device *dev, u8 val)
7554{
7555 struct drm_i915_private *dev_priv = dev->dev_private;
7556 u16 rgvswctl;
7557
7558 rgvswctl = I915_READ16(MEMSWCTL);
7559 if (rgvswctl & MEMCTL_CMD_STS) {
7560 DRM_DEBUG("gpu busy, RCS change rejected\n");
7561 return false; /* still busy with another command */
7562 }
7563
7564 rgvswctl = (MEMCTL_CMD_CHFREQ << MEMCTL_CMD_SHIFT) |
7565 (val << MEMCTL_FREQ_SHIFT) | MEMCTL_SFCAVM;
7566 I915_WRITE16(MEMSWCTL, rgvswctl);
7567 POSTING_READ16(MEMSWCTL);
7568
7569 rgvswctl |= MEMCTL_CMD_STS;
7570 I915_WRITE16(MEMSWCTL, rgvswctl);
7571
7572 return true;
7573}
7574
f97108d1
JB		 7575void ironlake_enable_drps(struct drm_device *dev)
7576{
7577 struct drm_i915_private *dev_priv = dev->dev_private;
7648fa99 7578 u32 rgvmodectl = I915_READ(MEMMODECTL);
f97108d1 7579 u8 fmax, fmin, fstart, vstart;
f97108d1 7580
ea056c14
JB		 7581 /* Enable temp reporting */
7582 I915_WRITE16(PMMISC, I915_READ(PMMISC) | MCPPCE_EN);
7583 I915_WRITE16(TSC1, I915_READ(TSC1) | TSE);
7584
f97108d1
JB		 7585 /* 100ms RC evaluation intervals */
7586 I915_WRITE(RCUPEI, 100000);
7587 I915_WRITE(RCDNEI, 100000);
7588
7589 /* Set max/min thresholds to 90ms and 80ms respectively */
7590 I915_WRITE(RCBMAXAVG, 90000);
7591 I915_WRITE(RCBMINAVG, 80000);
7592
7593 I915_WRITE(MEMIHYST, 1);
7594
7595 /* Set up min, max, and cur for interrupt handling */
7596 fmax = (rgvmodectl & MEMMODE_FMAX_MASK) >> MEMMODE_FMAX_SHIFT;
7597 fmin = (rgvmodectl & MEMMODE_FMIN_MASK);
7598 fstart = (rgvmodectl & MEMMODE_FSTART_MASK) >>
7599 MEMMODE_FSTART_SHIFT;
7648fa99 7600
f97108d1
JB		 7601 vstart = (I915_READ(PXVFREQ_BASE + (fstart * 4)) & PXVFREQ_PX_MASK) >>
7602 PXVFREQ_PX_SHIFT;
7603
80dbf4b7 7604 dev_priv->fmax = fmax; /* IPS callback will increase this */
7648fa99
JB		 7605 dev_priv->fstart = fstart;
7606
80dbf4b7 7607 dev_priv->max_delay = fstart;
f97108d1
JB		 7608 dev_priv->min_delay = fmin;
7609 dev_priv->cur_delay = fstart;
7610
80dbf4b7
JB		 7611 DRM_DEBUG_DRIVER("fmax: %d, fmin: %d, fstart: %d\n",
7612 fmax, fmin, fstart);
7648fa99 7613
f97108d1
JB		 7614 I915_WRITE(MEMINTREN, MEMINT_CX_SUPR_EN | MEMINT_EVAL_CHG_EN);
7615
7616 /*
7617 * Interrupts will be enabled in ironlake_irq_postinstall
7618 */
7619
7620 I915_WRITE(VIDSTART, vstart);
7621 POSTING_READ(VIDSTART);
7622
7623 rgvmodectl |= MEMMODE_SWMODE_EN;
7624 I915_WRITE(MEMMODECTL, rgvmodectl);
7625
481b6af3 7626 if (wait_for((I915_READ(MEMSWCTL) & MEMCTL_CMD_STS) == 0, 10))
913d8d11 7627 DRM_ERROR("stuck trying to change perf mode\n");
f97108d1
JB		 7628 msleep(1);
7629
7648fa99 7630 ironlake_set_drps(dev, fstart);
f97108d1 7631
7648fa99
JB		 7632 dev_priv->last_count1 = I915_READ(0x112e4) + I915_READ(0x112e8) +
7633 I915_READ(0x112e0);
7634 dev_priv->last_time1 = jiffies_to_msecs(jiffies);
7635 dev_priv->last_count2 = I915_READ(0x112f4);
7636 getrawmonotonic(&dev_priv->last_time2);
f97108d1
JB		 7637}
7638
7639void ironlake_disable_drps(struct drm_device *dev)
7640{
7641 struct drm_i915_private *dev_priv = dev->dev_private;
7648fa99 7642 u16 rgvswctl = I915_READ16(MEMSWCTL);
f97108d1
JB		 7643
7644 /* Ack interrupts, disable EFC interrupt */
7645 I915_WRITE(MEMINTREN, I915_READ(MEMINTREN) & ~MEMINT_EVAL_CHG_EN);
7646 I915_WRITE(MEMINTRSTS, MEMINT_EVAL_CHG);
7647 I915_WRITE(DEIER, I915_READ(DEIER) & ~DE_PCU_EVENT);
7648 I915_WRITE(DEIIR, DE_PCU_EVENT);
7649 I915_WRITE(DEIMR, I915_READ(DEIMR) | DE_PCU_EVENT);
7650
7651 /* Go back to the starting frequency */
7648fa99 7652 ironlake_set_drps(dev, dev_priv->fstart);
f97108d1
JB		 7653 msleep(1);
7654 rgvswctl |= MEMCTL_CMD_STS;
7655 I915_WRITE(MEMSWCTL, rgvswctl);
7656 msleep(1);
7657
7658}
7659
3b8d8d91
JB		 7660void gen6_set_rps(struct drm_device *dev, u8 val)
7661{
7662 struct drm_i915_private *dev_priv = dev->dev_private;
7663 u32 swreq;
7664
7665 swreq = (val & 0x3ff) << 25;
7666 I915_WRITE(GEN6_RPNSWREQ, swreq);
7667}
7668
7669void gen6_disable_rps(struct drm_device *dev)
7670{
7671 struct drm_i915_private *dev_priv = dev->dev_private;
7672
7673 I915_WRITE(GEN6_RPNSWREQ, 1 << 31);
7674 I915_WRITE(GEN6_PMINTRMSK, 0xffffffff);
7675 I915_WRITE(GEN6_PMIER, 0);
6fdd4d98
DV		 7676 /* Complete PM interrupt masking here doesn't race with the rps work
7677 * item again unmasking PM interrupts because that is using a different
7678 * register (PMIMR) to mask PM interrupts. The only risk is in leaving
7679 * stale bits in PMIIR and PMIMR which gen6_enable_rps will clean up. */
4912d041
BW		 7680
7681 spin_lock_irq(&dev_priv->rps_lock);
7682 dev_priv->pm_iir = 0;
7683 spin_unlock_irq(&dev_priv->rps_lock);
7684
3b8d8d91
JB		 7685 I915_WRITE(GEN6_PMIIR, I915_READ(GEN6_PMIIR));
7686}
7687
7648fa99
JB		 7688static unsigned long intel_pxfreq(u32 vidfreq)
7689{
7690 unsigned long freq;
7691 int div = (vidfreq & 0x3f0000) >> 16;
7692 int post = (vidfreq & 0x3000) >> 12;
7693 int pre = (vidfreq & 0x7);
7694
7695 if (!pre)
7696 return 0;
7697
7698 freq = ((div * 133333) / ((1<<post) * pre));
7699
7700 return freq;
7701}
7702
7703void intel_init_emon(struct drm_device *dev)
7704{
7705 struct drm_i915_private *dev_priv = dev->dev_private;
7706 u32 lcfuse;
7707 u8 pxw[16];
7708 int i;
7709
7710 /* Disable to program */
7711 I915_WRITE(ECR, 0);
7712 POSTING_READ(ECR);
7713
7714 /* Program energy weights for various events */
7715 I915_WRITE(SDEW, 0x15040d00);
7716 I915_WRITE(CSIEW0, 0x007f0000);
7717 I915_WRITE(CSIEW1, 0x1e220004);
7718 I915_WRITE(CSIEW2, 0x04000004);
7719
7720 for (i = 0; i < 5; i++)
7721 I915_WRITE(PEW + (i * 4), 0);
7722 for (i = 0; i < 3; i++)
7723 I915_WRITE(DEW + (i * 4), 0);
7724
7725 /* Program P-state weights to account for frequency power adjustment */
7726 for (i = 0; i < 16; i++) {
7727 u32 pxvidfreq = I915_READ(PXVFREQ_BASE + (i * 4));
7728 unsigned long freq = intel_pxfreq(pxvidfreq);
7729 unsigned long vid = (pxvidfreq & PXVFREQ_PX_MASK) >>
7730 PXVFREQ_PX_SHIFT;
7731 unsigned long val;
7732
7733 val = vid * vid;
7734 val *= (freq / 1000);
7735 val *= 255;
7736 val /= (127*127*900);
7737 if (val > 0xff)
7738 DRM_ERROR("bad pxval: %ld\n", val);
7739 pxw[i] = val;
7740 }
7741 /* Render standby states get 0 weight */
7742 pxw[14] = 0;
7743 pxw[15] = 0;
7744
7745 for (i = 0; i < 4; i++) {
7746 u32 val = (pxw[i*4] << 24) | (pxw[(i*4)+1] << 16) |
7747 (pxw[(i*4)+2] << 8) | (pxw[(i*4)+3]);
7748 I915_WRITE(PXW + (i * 4), val);
7749 }
7750
7751 /* Adjust magic regs to magic values (more experimental results) */
7752 I915_WRITE(OGW0, 0);
7753 I915_WRITE(OGW1, 0);
7754 I915_WRITE(EG0, 0x00007f00);
7755 I915_WRITE(EG1, 0x0000000e);
7756 I915_WRITE(EG2, 0x000e0000);
7757 I915_WRITE(EG3, 0x68000300);
7758 I915_WRITE(EG4, 0x42000000);
7759 I915_WRITE(EG5, 0x00140031);
7760 I915_WRITE(EG6, 0);
7761 I915_WRITE(EG7, 0);
7762
7763 for (i = 0; i < 8; i++)
7764 I915_WRITE(PXWL + (i * 4), 0);
7765
7766 /* Enable PMON + select events */
7767 I915_WRITE(ECR, 0x80000019);
7768
7769 lcfuse = I915_READ(LCFUSE02);
7770
7771 dev_priv->corr = (lcfuse & LCFUSE_HIV_MASK);
7772}
7773
3b8d8d91 7774void gen6_enable_rps(struct drm_i915_private *dev_priv)
8fd26859 7775{
a6044e23
JB		 7776 u32 rp_state_cap = I915_READ(GEN6_RP_STATE_CAP);
7777 u32 gt_perf_status = I915_READ(GEN6_GT_PERF_STATUS);
7df8721b 7778 u32 pcu_mbox, rc6_mask = 0;
a6044e23 7779 int cur_freq, min_freq, max_freq;
8fd26859
CW		 7780 int i;
7781
7782 /* Here begins a magic sequence of register writes to enable
7783 * auto-downclocking.
7784 *
7785 * Perhaps there might be some value in exposing these to
7786 * userspace...
7787 */
7788 I915_WRITE(GEN6_RC_STATE, 0);
d1ebd816 7789 mutex_lock(&dev_priv->dev->struct_mutex);
fcca7926 7790 gen6_gt_force_wake_get(dev_priv);
8fd26859 7791
3b8d8d91 7792 /* disable the counters and set deterministic thresholds */
8fd26859
CW		 7793 I915_WRITE(GEN6_RC_CONTROL, 0);
7794
7795 I915_WRITE(GEN6_RC1_WAKE_RATE_LIMIT, 1000 << 16);
7796 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 40 << 16 | 30);
7797 I915_WRITE(GEN6_RC6pp_WAKE_RATE_LIMIT, 30);
7798 I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000);
7799 I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25);
7800
7801 for (i = 0; i < I915_NUM_RINGS; i++)
7802 I915_WRITE(RING_MAX_IDLE(dev_priv->ring[i].mmio_base), 10);
7803
7804 I915_WRITE(GEN6_RC_SLEEP, 0);
7805 I915_WRITE(GEN6_RC1e_THRESHOLD, 1000);
7806 I915_WRITE(GEN6_RC6_THRESHOLD, 50000);
7807 I915_WRITE(GEN6_RC6p_THRESHOLD, 100000);
7808 I915_WRITE(GEN6_RC6pp_THRESHOLD, 64000); /* unused */
7809
7df8721b
JB		 7810 if (i915_enable_rc6)
7811 rc6_mask = GEN6_RC_CTL_RC6p_ENABLE |
7812 GEN6_RC_CTL_RC6_ENABLE;
7813
8fd26859 7814 I915_WRITE(GEN6_RC_CONTROL,
7df8721b 7815 rc6_mask |
9c3d2f7f 7816 GEN6_RC_CTL_EI_MODE(1) |
8fd26859
CW		 7817 GEN6_RC_CTL_HW_ENABLE);
7818
3b8d8d91 7819 I915_WRITE(GEN6_RPNSWREQ,
8fd26859
CW		 7820 GEN6_FREQUENCY(10) |
7821 GEN6_OFFSET(0) |
7822 GEN6_AGGRESSIVE_TURBO);
7823 I915_WRITE(GEN6_RC_VIDEO_FREQ,
7824 GEN6_FREQUENCY(12));
7825
7826 I915_WRITE(GEN6_RP_DOWN_TIMEOUT, 1000000);
7827 I915_WRITE(GEN6_RP_INTERRUPT_LIMITS,
7828 18 << 24 |
7829 6 << 16);
ccab5c82
JB		 7830 I915_WRITE(GEN6_RP_UP_THRESHOLD, 10000);
7831 I915_WRITE(GEN6_RP_DOWN_THRESHOLD, 1000000);
8fd26859 7832 I915_WRITE(GEN6_RP_UP_EI, 100000);
ccab5c82 7833 I915_WRITE(GEN6_RP_DOWN_EI, 5000000);
8fd26859
CW		 7834 I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);
7835 I915_WRITE(GEN6_RP_CONTROL,
7836 GEN6_RP_MEDIA_TURBO |
7837 GEN6_RP_USE_NORMAL_FREQ |
7838 GEN6_RP_MEDIA_IS_GFX |
7839 GEN6_RP_ENABLE |
ccab5c82
JB		 7840 GEN6_RP_UP_BUSY_AVG |
7841 GEN6_RP_DOWN_IDLE_CONT);
8fd26859
CW		 7842
7843 if (wait_for((I915_READ(GEN6_PCODE_MAILBOX) & GEN6_PCODE_READY) == 0,
7844 500))
7845 DRM_ERROR("timeout waiting for pcode mailbox to become idle\n");
7846
7847 I915_WRITE(GEN6_PCODE_DATA, 0);
7848 I915_WRITE(GEN6_PCODE_MAILBOX,
7849 GEN6_PCODE_READY |
7850 GEN6_PCODE_WRITE_MIN_FREQ_TABLE);
7851 if (wait_for((I915_READ(GEN6_PCODE_MAILBOX) & GEN6_PCODE_READY) == 0,
7852 500))
7853 DRM_ERROR("timeout waiting for pcode mailbox to finish\n");
7854
a6044e23
JB		 7855 min_freq = (rp_state_cap & 0xff0000) >> 16;
7856 max_freq = rp_state_cap & 0xff;
7857 cur_freq = (gt_perf_status & 0xff00) >> 8;
7858
7859 /* Check for overclock support */
7860 if (wait_for((I915_READ(GEN6_PCODE_MAILBOX) & GEN6_PCODE_READY) == 0,
7861 500))
7862 DRM_ERROR("timeout waiting for pcode mailbox to become idle\n");
7863 I915_WRITE(GEN6_PCODE_MAILBOX, GEN6_READ_OC_PARAMS);
7864 pcu_mbox = I915_READ(GEN6_PCODE_DATA);
7865 if (wait_for((I915_READ(GEN6_PCODE_MAILBOX) & GEN6_PCODE_READY) == 0,
7866 500))
7867 DRM_ERROR("timeout waiting for pcode mailbox to finish\n");
7868 if (pcu_mbox & (1<<31)) { /* OC supported */
7869 max_freq = pcu_mbox & 0xff;
e281fcaa 7870 DRM_DEBUG_DRIVER("overclocking supported, adjusting frequency max to %dMHz\n", pcu_mbox * 50);
a6044e23
JB		 7871 }
7872
7873 /* In units of 100MHz */
7874 dev_priv->max_delay = max_freq;
7875 dev_priv->min_delay = min_freq;
7876 dev_priv->cur_delay = cur_freq;
7877
8fd26859
CW		 7878 /* requires MSI enabled */
7879 I915_WRITE(GEN6_PMIER,
7880 GEN6_PM_MBOX_EVENT |
7881 GEN6_PM_THERMAL_EVENT |
7882 GEN6_PM_RP_DOWN_TIMEOUT |
7883 GEN6_PM_RP_UP_THRESHOLD |
7884 GEN6_PM_RP_DOWN_THRESHOLD |
7885 GEN6_PM_RP_UP_EI_EXPIRED |
7886 GEN6_PM_RP_DOWN_EI_EXPIRED);
4912d041
BW		 7887 spin_lock_irq(&dev_priv->rps_lock);
7888 WARN_ON(dev_priv->pm_iir != 0);
3b8d8d91 7889 I915_WRITE(GEN6_PMIMR, 0);
4912d041 7890 spin_unlock_irq(&dev_priv->rps_lock);
3b8d8d91
JB		 7891 /* enable all PM interrupts */
7892 I915_WRITE(GEN6_PMINTRMSK, 0);
8fd26859 7893
fcca7926 7894 gen6_gt_force_wake_put(dev_priv);
d1ebd816 7895 mutex_unlock(&dev_priv->dev->struct_mutex);
8fd26859
CW		 7896}
7897
23b2f8bb
JB		 7898void gen6_update_ring_freq(struct drm_i915_private *dev_priv)
7899{
7900 int min_freq = 15;
7901 int gpu_freq, ia_freq, max_ia_freq;
7902 int scaling_factor = 180;
7903
7904 max_ia_freq = cpufreq_quick_get_max(0);
7905 /*
7906 * Default to measured freq if none found, PCU will ensure we don't go
7907 * over
7908 */
7909 if (!max_ia_freq)
7910 max_ia_freq = tsc_khz;
7911
7912 /* Convert from kHz to MHz */
7913 max_ia_freq /= 1000;
7914
7915 mutex_lock(&dev_priv->dev->struct_mutex);
7916
7917 /*
7918 * For each potential GPU frequency, load a ring frequency we'd like
7919 * to use for memory access. We do this by specifying the IA frequency
7920 * the PCU should use as a reference to determine the ring frequency.
7921 */
7922 for (gpu_freq = dev_priv->max_delay; gpu_freq >= dev_priv->min_delay;
7923 gpu_freq--) {
7924 int diff = dev_priv->max_delay - gpu_freq;
7925
7926 /*
7927 * For GPU frequencies less than 750MHz, just use the lowest
7928 * ring freq.
7929 */
7930 if (gpu_freq < min_freq)
7931 ia_freq = 800;
7932 else
7933 ia_freq = max_ia_freq - ((diff * scaling_factor) / 2);
7934 ia_freq = DIV_ROUND_CLOSEST(ia_freq, 100);
7935
7936 I915_WRITE(GEN6_PCODE_DATA,
7937 (ia_freq << GEN6_PCODE_FREQ_IA_RATIO_SHIFT) |
7938 gpu_freq);
7939 I915_WRITE(GEN6_PCODE_MAILBOX, GEN6_PCODE_READY |
7940 GEN6_PCODE_WRITE_MIN_FREQ_TABLE);
7941 if (wait_for((I915_READ(GEN6_PCODE_MAILBOX) &
7942 GEN6_PCODE_READY) == 0, 10)) {
7943 DRM_ERROR("pcode write of freq table timed out\n");
7944 continue;
7945 }
7946 }
7947
7948 mutex_unlock(&dev_priv->dev->struct_mutex);
7949}
7950
6067aaea
JB		 7951static void ironlake_init_clock_gating(struct drm_device *dev)
7952{
7953 struct drm_i915_private *dev_priv = dev->dev_private;
7954 uint32_t dspclk_gate = VRHUNIT_CLOCK_GATE_DISABLE;
7955
7956 /* Required for FBC */
7957 dspclk_gate |= DPFCUNIT_CLOCK_GATE_DISABLE |
7958 DPFCRUNIT_CLOCK_GATE_DISABLE |
7959 DPFDUNIT_CLOCK_GATE_DISABLE;
7960 /* Required for CxSR */
7961 dspclk_gate |= DPARBUNIT_CLOCK_GATE_DISABLE;
7962
7963 I915_WRITE(PCH_3DCGDIS0,
7964 MARIUNIT_CLOCK_GATE_DISABLE |
7965 SVSMUNIT_CLOCK_GATE_DISABLE);
7966 I915_WRITE(PCH_3DCGDIS1,
7967 VFMUNIT_CLOCK_GATE_DISABLE);
7968
7969 I915_WRITE(PCH_DSPCLK_GATE_D, dspclk_gate);
7970
6067aaea
JB		 7971 /*
7972 * According to the spec the following bits should be set in
7973 * order to enable memory self-refresh
7974 * The bit 22/21 of 0x42004
7975 * The bit 5 of 0x42020
7976 * The bit 15 of 0x45000
7977 */
7978 I915_WRITE(ILK_DISPLAY_CHICKEN2,
7979 (I915_READ(ILK_DISPLAY_CHICKEN2) |
7980 ILK_DPARB_GATE | ILK_VSDPFD_FULL));
7981 I915_WRITE(ILK_DSPCLK_GATE,
7982 (I915_READ(ILK_DSPCLK_GATE) |
7983 ILK_DPARB_CLK_GATE));
7984 I915_WRITE(DISP_ARB_CTL,
7985 (I915_READ(DISP_ARB_CTL) |
7986 DISP_FBC_WM_DIS));
7987 I915_WRITE(WM3_LP_ILK, 0);
7988 I915_WRITE(WM2_LP_ILK, 0);
7989 I915_WRITE(WM1_LP_ILK, 0);
7990
7991 /*
7992 * Based on the document from hardware guys the following bits
7993 * should be set unconditionally in order to enable FBC.
7994 * The bit 22 of 0x42000
7995 * The bit 22 of 0x42004
7996 * The bit 7,8,9 of 0x42020.
7997 */
7998 if (IS_IRONLAKE_M(dev)) {
7999 I915_WRITE(ILK_DISPLAY_CHICKEN1,
8000 I915_READ(ILK_DISPLAY_CHICKEN1) |
8001 ILK_FBCQ_DIS);
8002 I915_WRITE(ILK_DISPLAY_CHICKEN2,
8003 I915_READ(ILK_DISPLAY_CHICKEN2) |
8004 ILK_DPARB_GATE);
8005 I915_WRITE(ILK_DSPCLK_GATE,
8006 I915_READ(ILK_DSPCLK_GATE) |
8007 ILK_DPFC_DIS1 |
8008 ILK_DPFC_DIS2 |
8009 ILK_CLK_FBC);
8010 }
8011
8012 I915_WRITE(ILK_DISPLAY_CHICKEN2,
8013 I915_READ(ILK_DISPLAY_CHICKEN2) |
8014 ILK_ELPIN_409_SELECT);
8015 I915_WRITE(_3D_CHICKEN2,
8016 _3D_CHICKEN2_WM_READ_PIPELINED << 16 |
8017 _3D_CHICKEN2_WM_READ_PIPELINED);
8fd26859
CW		 8018}
8019
6067aaea 8020static void gen6_init_clock_gating(struct drm_device *dev)
652c393a
JB		 8021{
8022 struct drm_i915_private *dev_priv = dev->dev_private;
9db4a9c7 8023 int pipe;
6067aaea
JB		 8024 uint32_t dspclk_gate = VRHUNIT_CLOCK_GATE_DISABLE;
8025
8026 I915_WRITE(PCH_DSPCLK_GATE_D, dspclk_gate);
652c393a 8027
6067aaea
JB		 8028 I915_WRITE(ILK_DISPLAY_CHICKEN2,
8029 I915_READ(ILK_DISPLAY_CHICKEN2) |
8030 ILK_ELPIN_409_SELECT);
8956c8bb 8031
6067aaea
JB		 8032 I915_WRITE(WM3_LP_ILK, 0);
8033 I915_WRITE(WM2_LP_ILK, 0);
8034 I915_WRITE(WM1_LP_ILK, 0);
652c393a
JB		 8035
8036 /*
6067aaea
JB		 8037 * According to the spec the following bits should be
8038 * set in order to enable memory self-refresh and fbc:
8039 * The bit21 and bit22 of 0x42000
8040 * The bit21 and bit22 of 0x42004
8041 * The bit5 and bit7 of 0x42020
8042 * The bit14 of 0x70180
8043 * The bit14 of 0x71180
652c393a 8044 */
6067aaea
JB		 8045 I915_WRITE(ILK_DISPLAY_CHICKEN1,
8046 I915_READ(ILK_DISPLAY_CHICKEN1) |
8047 ILK_FBCQ_DIS | ILK_PABSTRETCH_DIS);
8048 I915_WRITE(ILK_DISPLAY_CHICKEN2,
8049 I915_READ(ILK_DISPLAY_CHICKEN2) |
8050 ILK_DPARB_GATE | ILK_VSDPFD_FULL);
8051 I915_WRITE(ILK_DSPCLK_GATE,
8052 I915_READ(ILK_DSPCLK_GATE) |
8053 ILK_DPARB_CLK_GATE |
8054 ILK_DPFD_CLK_GATE);
8956c8bb 8055
d74362c9 8056 for_each_pipe(pipe) {
6067aaea
JB		 8057 I915_WRITE(DSPCNTR(pipe),
8058 I915_READ(DSPCNTR(pipe)) |
8059 DISPPLANE_TRICKLE_FEED_DISABLE);
d74362c9
KP		 8060 intel_flush_display_plane(dev_priv, pipe);
8061 }
6067aaea 8062}
8956c8bb 8063
28963a3e
JB		 8064static void ivybridge_init_clock_gating(struct drm_device *dev)
8065{
8066 struct drm_i915_private *dev_priv = dev->dev_private;
8067 int pipe;
8068 uint32_t dspclk_gate = VRHUNIT_CLOCK_GATE_DISABLE;
7f8a8569 8069
28963a3e 8070 I915_WRITE(PCH_DSPCLK_GATE_D, dspclk_gate);
382b0936 8071
28963a3e
JB		 8072 I915_WRITE(WM3_LP_ILK, 0);
8073 I915_WRITE(WM2_LP_ILK, 0);
8074 I915_WRITE(WM1_LP_ILK, 0);
de6e2eaf 8075
28963a3e 8076 I915_WRITE(ILK_DSPCLK_GATE, IVB_VRHUNIT_CLK_GATE);
67e92af0 8077
d74362c9 8078 for_each_pipe(pipe) {
28963a3e
JB		 8079 I915_WRITE(DSPCNTR(pipe),
8080 I915_READ(DSPCNTR(pipe)) |
8081 DISPPLANE_TRICKLE_FEED_DISABLE);
d74362c9
KP		 8082 intel_flush_display_plane(dev_priv, pipe);
8083 }
28963a3e
JB		 8084}
8085
6067aaea
JB		 8086static void g4x_init_clock_gating(struct drm_device *dev)
8087{
8088 struct drm_i915_private *dev_priv = dev->dev_private;
8089 uint32_t dspclk_gate;
8fd26859 8090
6067aaea
JB		 8091 I915_WRITE(RENCLK_GATE_D1, 0);
8092 I915_WRITE(RENCLK_GATE_D2, VF_UNIT_CLOCK_GATE_DISABLE |
8093 GS_UNIT_CLOCK_GATE_DISABLE |
8094 CL_UNIT_CLOCK_GATE_DISABLE);
8095 I915_WRITE(RAMCLK_GATE_D, 0);
8096 dspclk_gate = VRHUNIT_CLOCK_GATE_DISABLE |
8097 OVRUNIT_CLOCK_GATE_DISABLE |
8098 OVCUNIT_CLOCK_GATE_DISABLE;
8099 if (IS_GM45(dev))
8100 dspclk_gate |= DSSUNIT_CLOCK_GATE_DISABLE;
8101 I915_WRITE(DSPCLK_GATE_D, dspclk_gate);
8102}
1398261a 8103
6067aaea
JB		 8104static void crestline_init_clock_gating(struct drm_device *dev)
8105{
8106 struct drm_i915_private *dev_priv = dev->dev_private;
652c393a 8107
6067aaea
JB		 8108 I915_WRITE(RENCLK_GATE_D1, I965_RCC_CLOCK_GATE_DISABLE);
8109 I915_WRITE(RENCLK_GATE_D2, 0);
8110 I915_WRITE(DSPCLK_GATE_D, 0);
8111 I915_WRITE(RAMCLK_GATE_D, 0);
8112 I915_WRITE16(DEUC, 0);
8113}
652c393a 8114
6067aaea
JB		 8115static void broadwater_init_clock_gating(struct drm_device *dev)
8116{
8117 struct drm_i915_private *dev_priv = dev->dev_private;
8118
8119 I915_WRITE(RENCLK_GATE_D1, I965_RCZ_CLOCK_GATE_DISABLE |
8120 I965_RCC_CLOCK_GATE_DISABLE |
8121 I965_RCPB_CLOCK_GATE_DISABLE |
8122 I965_ISC_CLOCK_GATE_DISABLE |
8123 I965_FBC_CLOCK_GATE_DISABLE);
8124 I915_WRITE(RENCLK_GATE_D2, 0);
8125}
8126
8127static void gen3_init_clock_gating(struct drm_device *dev)
8128{
8129 struct drm_i915_private *dev_priv = dev->dev_private;
8130 u32 dstate = I915_READ(D_STATE);
8131
8132 dstate |= DSTATE_PLL_D3_OFF | DSTATE_GFX_CLOCK_GATING |
8133 DSTATE_DOT_CLOCK_GATING;
8134 I915_WRITE(D_STATE, dstate);
8135}
8136
8137static void i85x_init_clock_gating(struct drm_device *dev)
8138{
8139 struct drm_i915_private *dev_priv = dev->dev_private;
8140
8141 I915_WRITE(RENCLK_GATE_D1, SV_CLOCK_GATE_DISABLE);
8142}
8143
8144static void i830_init_clock_gating(struct drm_device *dev)
8145{
8146 struct drm_i915_private *dev_priv = dev->dev_private;
8147
8148 I915_WRITE(DSPCLK_GATE_D, OVRUNIT_CLOCK_GATE_DISABLE);
652c393a
JB		 8149}
8150
645c62a5
JB		 8151static void ibx_init_clock_gating(struct drm_device *dev)
8152{
8153 struct drm_i915_private *dev_priv = dev->dev_private;
8154
8155 /*
8156 * On Ibex Peak and Cougar Point, we need to disable clock
8157 * gating for the panel power sequencer or it will fail to
8158 * start up when no ports are active.
8159 */
8160 I915_WRITE(SOUTH_DSPCLK_GATE_D, PCH_DPLSUNIT_CLOCK_GATE_DISABLE);
8161}
8162
8163static void cpt_init_clock_gating(struct drm_device *dev)
8164{
8165 struct drm_i915_private *dev_priv = dev->dev_private;
3bcf603f 8166 int pipe;
645c62a5
JB		 8167
8168 /*
8169 * On Ibex Peak and Cougar Point, we need to disable clock
8170 * gating for the panel power sequencer or it will fail to
8171 * start up when no ports are active.
8172 */
8173 I915_WRITE(SOUTH_DSPCLK_GATE_D, PCH_DPLSUNIT_CLOCK_GATE_DISABLE);
8174 I915_WRITE(SOUTH_CHICKEN2, I915_READ(SOUTH_CHICKEN2) |
8175 DPLS_EDP_PPS_FIX_DIS);
3bcf603f
JB		 8176 /* Without this, mode sets may fail silently on FDI */
8177 for_each_pipe(pipe)
8178 I915_WRITE(TRANS_CHICKEN2(pipe), TRANS_AUTOTRAIN_GEN_STALL_DIS);
652c393a
JB		 8179}
8180
ac668088 8181static void ironlake_teardown_rc6(struct drm_device *dev)
0cdab21f
CW		 8182{
8183 struct drm_i915_private *dev_priv = dev->dev_private;
8184
8185 if (dev_priv->renderctx) {
ac668088
CW		 8186 i915_gem_object_unpin(dev_priv->renderctx);
8187 drm_gem_object_unreference(&dev_priv->renderctx->base);
0cdab21f
CW		 8188 dev_priv->renderctx = NULL;
8189 }
8190
8191 if (dev_priv->pwrctx) {
ac668088
CW		 8192 i915_gem_object_unpin(dev_priv->pwrctx);
8193 drm_gem_object_unreference(&dev_priv->pwrctx->base);
8194 dev_priv->pwrctx = NULL;
8195 }
8196}
8197
8198static void ironlake_disable_rc6(struct drm_device *dev)
8199{
8200 struct drm_i915_private *dev_priv = dev->dev_private;
8201
8202 if (I915_READ(PWRCTXA)) {
8203 /* Wake the GPU, prevent RC6, then restore RSTDBYCTL */
8204 I915_WRITE(RSTDBYCTL, I915_READ(RSTDBYCTL) | RCX_SW_EXIT);
8205 wait_for(((I915_READ(RSTDBYCTL) & RSX_STATUS_MASK) == RSX_STATUS_ON),
8206 50);
0cdab21f
CW		 8207
8208 I915_WRITE(PWRCTXA, 0);
8209 POSTING_READ(PWRCTXA);
8210
ac668088
CW		 8211 I915_WRITE(RSTDBYCTL, I915_READ(RSTDBYCTL) & ~RCX_SW_EXIT);
8212 POSTING_READ(RSTDBYCTL);
0cdab21f 8213 }
ac668088 8214
99507307 8215 ironlake_teardown_rc6(dev);
0cdab21f
CW		 8216}
8217
ac668088 8218static int ironlake_setup_rc6(struct drm_device *dev)
d5bb081b
JB		 8219{
8220 struct drm_i915_private *dev_priv = dev->dev_private;
8221
ac668088
CW		 8222 if (dev_priv->renderctx == NULL)
8223 dev_priv->renderctx = intel_alloc_context_page(dev);
8224 if (!dev_priv->renderctx)
8225 return -ENOMEM;
8226
8227 if (dev_priv->pwrctx == NULL)
8228 dev_priv->pwrctx = intel_alloc_context_page(dev);
8229 if (!dev_priv->pwrctx) {
8230 ironlake_teardown_rc6(dev);
8231 return -ENOMEM;
8232 }
8233
8234 return 0;
d5bb081b
JB		 8235}
8236
8237void ironlake_enable_rc6(struct drm_device *dev)
8238{
8239 struct drm_i915_private *dev_priv = dev->dev_private;
8240 int ret;
8241
ac668088
CW		 8242 /* rc6 disabled by default due to repeated reports of hanging during
8243 * boot and resume.
8244 */
8245 if (!i915_enable_rc6)
8246 return;
8247
2c34b850 8248 mutex_lock(&dev->struct_mutex);
ac668088 8249 ret = ironlake_setup_rc6(dev);
2c34b850
BW		 8250 if (ret) {
8251 mutex_unlock(&dev->struct_mutex);
ac668088 8252 return;
2c34b850 8253 }
ac668088 8254
d5bb081b
JB		 8255 /*
8256 * GPU can automatically power down the render unit if given a page
8257 * to save state.
8258 */
8259 ret = BEGIN_LP_RING(6);
8260 if (ret) {
ac668088 8261 ironlake_teardown_rc6(dev);
2c34b850 8262 mutex_unlock(&dev->struct_mutex);
d5bb081b
JB		 8263 return;
8264 }
ac668088 8265
d5bb081b
JB		 8266 OUT_RING(MI_SUSPEND_FLUSH | MI_SUSPEND_FLUSH_EN);
8267 OUT_RING(MI_SET_CONTEXT);
8268 OUT_RING(dev_priv->renderctx->gtt_offset |
8269 MI_MM_SPACE_GTT |
8270 MI_SAVE_EXT_STATE_EN |
8271 MI_RESTORE_EXT_STATE_EN |
8272 MI_RESTORE_INHIBIT);
8273 OUT_RING(MI_SUSPEND_FLUSH);
8274 OUT_RING(MI_NOOP);
8275 OUT_RING(MI_FLUSH);
8276 ADVANCE_LP_RING();
8277
4a246cfc
BW		 8278 /*
8279 * Wait for the command parser to advance past MI_SET_CONTEXT. The HW
8280 * does an implicit flush, combined with MI_FLUSH above, it should be
8281 * safe to assume that renderctx is valid
8282 */
8283 ret = intel_wait_ring_idle(LP_RING(dev_priv));
8284 if (ret) {
8285 DRM_ERROR("failed to enable ironlake power power savings\n");
8286 ironlake_teardown_rc6(dev);
8287 mutex_unlock(&dev->struct_mutex);
8288 return;
8289 }
8290
d5bb081b
JB		 8291 I915_WRITE(PWRCTXA, dev_priv->pwrctx->gtt_offset | PWRCTX_EN);
8292 I915_WRITE(RSTDBYCTL, I915_READ(RSTDBYCTL) & ~RCX_SW_EXIT);
2c34b850 8293 mutex_unlock(&dev->struct_mutex);
d5bb081b
JB		 8294}
8295
645c62a5
JB		 8296void intel_init_clock_gating(struct drm_device *dev)
8297{
8298 struct drm_i915_private *dev_priv = dev->dev_private;
8299
8300 dev_priv->display.init_clock_gating(dev);
8301
8302 if (dev_priv->display.init_pch_clock_gating)
8303 dev_priv->display.init_pch_clock_gating(dev);
8304}
ac668088 8305
e70236a8
JB		 8306/* Set up chip specific display functions */
8307static void intel_init_display(struct drm_device *dev)
8308{
8309 struct drm_i915_private *dev_priv = dev->dev_private;
8310
8311 /* We always want a DPMS function */
f564048e 8312 if (HAS_PCH_SPLIT(dev)) {
f2b115e6 8313 dev_priv->display.dpms = ironlake_crtc_dpms;
f564048e 8314 dev_priv->display.crtc_mode_set = ironlake_crtc_mode_set;
17638cd6 8315 dev_priv->display.update_plane = ironlake_update_plane;
f564048e 8316 } else {
e70236a8 8317 dev_priv->display.dpms = i9xx_crtc_dpms;
f564048e 8318 dev_priv->display.crtc_mode_set = i9xx_crtc_mode_set;
17638cd6 8319 dev_priv->display.update_plane = i9xx_update_plane;
f564048e 8320 }
e70236a8 8321
ee5382ae 8322 if (I915_HAS_FBC(dev)) {
9c04f015 8323 if (HAS_PCH_SPLIT(dev)) {
b52eb4dc
ZY		 8324 dev_priv->display.fbc_enabled = ironlake_fbc_enabled;
8325 dev_priv->display.enable_fbc = ironlake_enable_fbc;
8326 dev_priv->display.disable_fbc = ironlake_disable_fbc;
8327 } else if (IS_GM45(dev)) {
74dff282
JB		 8328 dev_priv->display.fbc_enabled = g4x_fbc_enabled;
8329 dev_priv->display.enable_fbc = g4x_enable_fbc;
8330 dev_priv->display.disable_fbc = g4x_disable_fbc;
a6c45cf0 8331 } else if (IS_CRESTLINE(dev)) {
e70236a8
JB		 8332 dev_priv->display.fbc_enabled = i8xx_fbc_enabled;
8333 dev_priv->display.enable_fbc = i8xx_enable_fbc;
8334 dev_priv->display.disable_fbc = i8xx_disable_fbc;
8335 }
74dff282 8336 /* 855GM needs testing */
e70236a8
JB		 8337 }
8338
8339 /* Returns the core display clock speed */
0206e353 8340 if (IS_I945G(dev) || (IS_G33(dev) && !IS_PINEVIEW_M(dev)))
e70236a8
JB		 8341 dev_priv->display.get_display_clock_speed =
8342 i945_get_display_clock_speed;
8343 else if (IS_I915G(dev))
8344 dev_priv->display.get_display_clock_speed =
8345 i915_get_display_clock_speed;
f2b115e6 8346 else if (IS_I945GM(dev) || IS_845G(dev) || IS_PINEVIEW_M(dev))
e70236a8
JB		 8347 dev_priv->display.get_display_clock_speed =
8348 i9xx_misc_get_display_clock_speed;
8349 else if (IS_I915GM(dev))
8350 dev_priv->display.get_display_clock_speed =
8351 i915gm_get_display_clock_speed;
8352 else if (IS_I865G(dev))
8353 dev_priv->display.get_display_clock_speed =
8354 i865_get_display_clock_speed;
f0f8a9ce 8355 else if (IS_I85X(dev))
e70236a8
JB		 8356 dev_priv->display.get_display_clock_speed =
8357 i855_get_display_clock_speed;
8358 else /* 852, 830 */
8359 dev_priv->display.get_display_clock_speed =
8360 i830_get_display_clock_speed;
8361
8362 /* For FIFO watermark updates */
7f8a8569 8363 if (HAS_PCH_SPLIT(dev)) {
645c62a5
JB		 8364 if (HAS_PCH_IBX(dev))
8365 dev_priv->display.init_pch_clock_gating = ibx_init_clock_gating;
8366 else if (HAS_PCH_CPT(dev))
8367 dev_priv->display.init_pch_clock_gating = cpt_init_clock_gating;
8368
f00a3ddf 8369 if (IS_GEN5(dev)) {
7f8a8569
ZW		 8370 if (I915_READ(MLTR_ILK) & ILK_SRLT_MASK)
8371 dev_priv->display.update_wm = ironlake_update_wm;
8372 else {
8373 DRM_DEBUG_KMS("Failed to get proper latency. "
8374 "Disable CxSR\n");
8375 dev_priv->display.update_wm = NULL;
1398261a 8376 }
674cf967 8377 dev_priv->display.fdi_link_train = ironlake_fdi_link_train;
6067aaea 8378 dev_priv->display.init_clock_gating = ironlake_init_clock_gating;
e0dac65e 8379 dev_priv->display.write_eld = ironlake_write_eld;
1398261a
YL		 8380 } else if (IS_GEN6(dev)) {
8381 if (SNB_READ_WM0_LATENCY()) {
8382 dev_priv->display.update_wm = sandybridge_update_wm;
8383 } else {
8384 DRM_DEBUG_KMS("Failed to read display plane latency. "
8385 "Disable CxSR\n");
8386 dev_priv->display.update_wm = NULL;
7f8a8569 8387 }
674cf967 8388 dev_priv->display.fdi_link_train = gen6_fdi_link_train;
6067aaea 8389 dev_priv->display.init_clock_gating = gen6_init_clock_gating;
e0dac65e 8390 dev_priv->display.write_eld = ironlake_write_eld;
357555c0
JB		 8391 } else if (IS_IVYBRIDGE(dev)) {
8392 /* FIXME: detect B0+ stepping and use auto training */
8393 dev_priv->display.fdi_link_train = ivb_manual_fdi_link_train;
fe100d4d
JB		 8394 if (SNB_READ_WM0_LATENCY()) {
8395 dev_priv->display.update_wm = sandybridge_update_wm;
8396 } else {
8397 DRM_DEBUG_KMS("Failed to read display plane latency. "
8398 "Disable CxSR\n");
8399 dev_priv->display.update_wm = NULL;
8400 }
28963a3e 8401 dev_priv->display.init_clock_gating = ivybridge_init_clock_gating;
e0dac65e 8402 dev_priv->display.write_eld = ironlake_write_eld;
7f8a8569
ZW		 8403 } else
8404 dev_priv->display.update_wm = NULL;
8405 } else if (IS_PINEVIEW(dev)) {
d4294342 8406 if (!intel_get_cxsr_latency(IS_PINEVIEW_G(dev),
95534263 8407 dev_priv->is_ddr3,
d4294342
ZY		 8408 dev_priv->fsb_freq,
8409 dev_priv->mem_freq)) {
8410 DRM_INFO("failed to find known CxSR latency "
95534263 8411 "(found ddr%s fsb freq %d, mem freq %d), "
d4294342 8412 "disabling CxSR\n",
0206e353 8413 (dev_priv->is_ddr3 == 1) ? "3" : "2",
d4294342
ZY		 8414 dev_priv->fsb_freq, dev_priv->mem_freq);
8415 /* Disable CxSR and never update its watermark again */
8416 pineview_disable_cxsr(dev);
8417 dev_priv->display.update_wm = NULL;
8418 } else
8419 dev_priv->display.update_wm = pineview_update_wm;
95e0ee92 8420 dev_priv->display.init_clock_gating = gen3_init_clock_gating;
6067aaea 8421 } else if (IS_G4X(dev)) {
e0dac65e 8422 dev_priv->display.write_eld = g4x_write_eld;
e70236a8 8423 dev_priv->display.update_wm = g4x_update_wm;
6067aaea
JB		 8424 dev_priv->display.init_clock_gating = g4x_init_clock_gating;
8425 } else if (IS_GEN4(dev)) {
e70236a8 8426 dev_priv->display.update_wm = i965_update_wm;
6067aaea
JB		 8427 if (IS_CRESTLINE(dev))
8428 dev_priv->display.init_clock_gating = crestline_init_clock_gating;
8429 else if (IS_BROADWATER(dev))
8430 dev_priv->display.init_clock_gating = broadwater_init_clock_gating;
8431 } else if (IS_GEN3(dev)) {
e70236a8
JB		 8432 dev_priv->display.update_wm = i9xx_update_wm;
8433 dev_priv->display.get_fifo_size = i9xx_get_fifo_size;
6067aaea
JB		 8434 dev_priv->display.init_clock_gating = gen3_init_clock_gating;
8435 } else if (IS_I865G(dev)) {
8436 dev_priv->display.update_wm = i830_update_wm;
8437 dev_priv->display.init_clock_gating = i85x_init_clock_gating;
8438 dev_priv->display.get_fifo_size = i830_get_fifo_size;
8f4695ed
AJ		 8439 } else if (IS_I85X(dev)) {
8440 dev_priv->display.update_wm = i9xx_update_wm;
8441 dev_priv->display.get_fifo_size = i85x_get_fifo_size;
6067aaea 8442 dev_priv->display.init_clock_gating = i85x_init_clock_gating;
e70236a8 8443 } else {
8f4695ed 8444 dev_priv->display.update_wm = i830_update_wm;
6067aaea 8445 dev_priv->display.init_clock_gating = i830_init_clock_gating;
8f4695ed 8446 if (IS_845G(dev))
e70236a8
JB		 8447 dev_priv->display.get_fifo_size = i845_get_fifo_size;
8448 else
8449 dev_priv->display.get_fifo_size = i830_get_fifo_size;
e70236a8 8450 }
8c9f3aaf
JB		 8451
8452 /* Default just returns -ENODEV to indicate unsupported */
8453 dev_priv->display.queue_flip = intel_default_queue_flip;
8454
8455 switch (INTEL_INFO(dev)->gen) {
8456 case 2:
8457 dev_priv->display.queue_flip = intel_gen2_queue_flip;
8458 break;
8459
8460 case 3:
8461 dev_priv->display.queue_flip = intel_gen3_queue_flip;
8462 break;
8463
8464 case 4:
8465 case 5:
8466 dev_priv->display.queue_flip = intel_gen4_queue_flip;
8467 break;
8468
8469 case 6:
8470 dev_priv->display.queue_flip = intel_gen6_queue_flip;
8471 break;
7c9017e5
JB		 8472 case 7:
8473 dev_priv->display.queue_flip = intel_gen7_queue_flip;
8474 break;
8c9f3aaf 8475 }
e70236a8
JB		 8476}
8477
b690e96c
JB		 8478/*
8479 * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend,
8480 * resume, or other times. This quirk makes sure that's the case for
8481 * affected systems.
8482 */
0206e353 8483static void quirk_pipea_force(struct drm_device *dev)
b690e96c
JB		 8484{
8485 struct drm_i915_private *dev_priv = dev->dev_private;
8486
8487 dev_priv->quirks |= QUIRK_PIPEA_FORCE;
8488 DRM_DEBUG_DRIVER("applying pipe a force quirk\n");
8489}
8490
435793df
KP		 8491/*
8492 * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason
8493 */
8494static void quirk_ssc_force_disable(struct drm_device *dev)
8495{
8496 struct drm_i915_private *dev_priv = dev->dev_private;
8497 dev_priv->quirks |= QUIRK_LVDS_SSC_DISABLE;
8498}
8499
b690e96c
JB		 8500struct intel_quirk {
8501 int device;
8502 int subsystem_vendor;
8503 int subsystem_device;
8504 void (*hook)(struct drm_device *dev);
8505};
8506
8507struct intel_quirk intel_quirks[] = {
8508 /* HP Compaq 2730p needs pipe A force quirk (LP: #291555) */
8509 { 0x2a42, 0x103c, 0x30eb, quirk_pipea_force },
8510 /* HP Mini needs pipe A force quirk (LP: #322104) */
0206e353 8511 { 0x27ae, 0x103c, 0x361a, quirk_pipea_force },
b690e96c
JB		 8512
8513 /* Thinkpad R31 needs pipe A force quirk */
8514 { 0x3577, 0x1014, 0x0505, quirk_pipea_force },
8515 /* Toshiba Protege R-205, S-209 needs pipe A force quirk */
8516 { 0x2592, 0x1179, 0x0001, quirk_pipea_force },
8517
8518 /* ThinkPad X30 needs pipe A force quirk (LP: #304614) */
8519 { 0x3577, 0x1014, 0x0513, quirk_pipea_force },
8520 /* ThinkPad X40 needs pipe A force quirk */
8521
8522 /* ThinkPad T60 needs pipe A force quirk (bug #16494) */
8523 { 0x2782, 0x17aa, 0x201a, quirk_pipea_force },
8524
8525 /* 855 & before need to leave pipe A & dpll A up */
8526 { 0x3582, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
8527 { 0x2562, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
435793df
KP		 8528
8529 /* Lenovo U160 cannot use SSC on LVDS */
8530 { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable },
070d329a
MAS		 8531
8532 /* Sony Vaio Y cannot use SSC on LVDS */
8533 { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable },
b690e96c
JB		 8534};
8535
8536static void intel_init_quirks(struct drm_device *dev)
8537{
8538 struct pci_dev *d = dev->pdev;
8539 int i;
8540
8541 for (i = 0; i < ARRAY_SIZE(intel_quirks); i++) {
8542 struct intel_quirk *q = &intel_quirks[i];
8543
8544 if (d->device == q->device &&
8545 (d->subsystem_vendor == q->subsystem_vendor ||
8546 q->subsystem_vendor == PCI_ANY_ID) &&
8547 (d->subsystem_device == q->subsystem_device ||
8548 q->subsystem_device == PCI_ANY_ID))
8549 q->hook(dev);
8550 }
8551}
8552
9cce37f4
JB		 8553/* Disable the VGA plane that we never use */
8554static void i915_disable_vga(struct drm_device *dev)
8555{
8556 struct drm_i915_private *dev_priv = dev->dev_private;
8557 u8 sr1;
8558 u32 vga_reg;
8559
8560 if (HAS_PCH_SPLIT(dev))
8561 vga_reg = CPU_VGACNTRL;
8562 else
8563 vga_reg = VGACNTRL;
8564
8565 vga_get_uninterruptible(dev->pdev, VGA_RSRC_LEGACY_IO);
8566 outb(1, VGA_SR_INDEX);
8567 sr1 = inb(VGA_SR_DATA);
8568 outb(sr1 | 1<<5, VGA_SR_DATA);
8569 vga_put(dev->pdev, VGA_RSRC_LEGACY_IO);
8570 udelay(300);
8571
8572 I915_WRITE(vga_reg, VGA_DISP_DISABLE);
8573 POSTING_READ(vga_reg);
8574}
8575
79e53945
JB		 8576void intel_modeset_init(struct drm_device *dev)
8577{
652c393a 8578 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945
JB		 8579 int i;
8580
8581 drm_mode_config_init(dev);
8582
8583 dev->mode_config.min_width = 0;
8584 dev->mode_config.min_height = 0;
8585
8586 dev->mode_config.funcs = (void *)&intel_mode_funcs;
8587
b690e96c
JB		 8588 intel_init_quirks(dev);
8589
e70236a8
JB		 8590 intel_init_display(dev);
8591
a6c45cf0
CW		 8592 if (IS_GEN2(dev)) {
8593 dev->mode_config.max_width = 2048;
8594 dev->mode_config.max_height = 2048;
8595 } else if (IS_GEN3(dev)) {
5e4d6fa7
KP		 8596 dev->mode_config.max_width = 4096;
8597 dev->mode_config.max_height = 4096;
79e53945 8598 } else {
a6c45cf0
CW		 8599 dev->mode_config.max_width = 8192;
8600 dev->mode_config.max_height = 8192;
79e53945 8601 }
35c3047a 8602 dev->mode_config.fb_base = dev->agp->base;
79e53945 8603
28c97730 8604 DRM_DEBUG_KMS("%d display pipe%s available.\n",
a3524f1b 8605 dev_priv->num_pipe, dev_priv->num_pipe > 1 ? "s" : "");
79e53945 8606
a3524f1b 8607 for (i = 0; i < dev_priv->num_pipe; i++) {
79e53945
JB		 8608 intel_crtc_init(dev, i);
8609 }
8610
9cce37f4
JB		 8611 /* Just disable it once at startup */
8612 i915_disable_vga(dev);
79e53945 8613 intel_setup_outputs(dev);
652c393a 8614
645c62a5 8615 intel_init_clock_gating(dev);
9cce37f4 8616
7648fa99 8617 if (IS_IRONLAKE_M(dev)) {
f97108d1 8618 ironlake_enable_drps(dev);
7648fa99
JB		 8619 intel_init_emon(dev);
8620 }
f97108d1 8621
1c70c0ce 8622 if (IS_GEN6(dev) || IS_GEN7(dev)) {
3b8d8d91 8623 gen6_enable_rps(dev_priv);
23b2f8bb
JB		 8624 gen6_update_ring_freq(dev_priv);
8625 }
3b8d8d91 8626
652c393a
JB		 8627 INIT_WORK(&dev_priv->idle_work, intel_idle_update);
8628 setup_timer(&dev_priv->idle_timer, intel_gpu_idle_timer,
8629 (unsigned long)dev);
2c7111db
CW		 8630}
8631
8632void intel_modeset_gem_init(struct drm_device *dev)
8633{
8634 if (IS_IRONLAKE_M(dev))
8635 ironlake_enable_rc6(dev);
02e792fb
DV		 8636
8637 intel_setup_overlay(dev);
79e53945
JB		 8638}
8639
8640void intel_modeset_cleanup(struct drm_device *dev)
8641{
652c393a
JB		 8642 struct drm_i915_private *dev_priv = dev->dev_private;
8643 struct drm_crtc *crtc;
8644 struct intel_crtc *intel_crtc;
8645
f87ea761 8646 drm_kms_helper_poll_fini(dev);
652c393a
JB		 8647 mutex_lock(&dev->struct_mutex);
8648
723bfd70
JB		 8649 intel_unregister_dsm_handler();
8650
8651
652c393a
JB		 8652 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
8653 /* Skip inactive CRTCs */
8654 if (!crtc->fb)
8655 continue;
8656
8657 intel_crtc = to_intel_crtc(crtc);
3dec0095 8658 intel_increase_pllclock(crtc);
652c393a
JB		 8659 }
8660
973d04f9 8661 intel_disable_fbc(dev);
e70236a8 8662
f97108d1
JB		 8663 if (IS_IRONLAKE_M(dev))
8664 ironlake_disable_drps(dev);
1c70c0ce 8665 if (IS_GEN6(dev) || IS_GEN7(dev))
3b8d8d91 8666 gen6_disable_rps(dev);
f97108d1 8667
d5bb081b
JB		 8668 if (IS_IRONLAKE_M(dev))
8669 ironlake_disable_rc6(dev);
0cdab21f 8670
69341a5e
KH		 8671 mutex_unlock(&dev->struct_mutex);
8672
6c0d9350
DV		 8673 /* Disable the irq before mode object teardown, for the irq might
8674 * enqueue unpin/hotplug work. */
8675 drm_irq_uninstall(dev);
8676 cancel_work_sync(&dev_priv->hotplug_work);
6fdd4d98 8677 cancel_work_sync(&dev_priv->rps_work);
6c0d9350 8678
1630fe75
CW		 8679 /* flush any delayed tasks or pending work */
8680 flush_scheduled_work();
8681
3dec0095
DV		 8682 /* Shut off idle work before the crtcs get freed. */
8683 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
8684 intel_crtc = to_intel_crtc(crtc);
8685 del_timer_sync(&intel_crtc->idle_timer);
8686 }
8687 del_timer_sync(&dev_priv->idle_timer);
8688 cancel_work_sync(&dev_priv->idle_work);
8689
79e53945
JB		 8690 drm_mode_config_cleanup(dev);
8691}
8692
f1c79df3
ZW		 8693/*
8694 * Return which encoder is currently attached for connector.
8695 */
df0e9248 8696struct drm_encoder *intel_best_encoder(struct drm_connector *connector)
79e53945 8697{
df0e9248
CW		 8698 return &intel_attached_encoder(connector)->base;
8699}
f1c79df3 8700
df0e9248
CW		 8701void intel_connector_attach_encoder(struct intel_connector *connector,
8702 struct intel_encoder *encoder)
8703{
8704 connector->encoder = encoder;
8705 drm_mode_connector_attach_encoder(&connector->base,
8706 &encoder->base);
79e53945 8707}
28d52043
DA		 8708
8709/*
8710 * set vga decode state - true == enable VGA decode
8711 */
8712int intel_modeset_vga_set_state(struct drm_device *dev, bool state)
8713{
8714 struct drm_i915_private *dev_priv = dev->dev_private;
8715 u16 gmch_ctrl;
8716
8717 pci_read_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, &gmch_ctrl);
8718 if (state)
8719 gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE;
8720 else
8721 gmch_ctrl |= INTEL_GMCH_VGA_DISABLE;
8722 pci_write_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, gmch_ctrl);
8723 return 0;
8724}
c4a1d9e4
CW		 8725
8726#ifdef CONFIG_DEBUG_FS
8727#include <linux/seq_file.h>
8728
8729struct intel_display_error_state {
8730 struct intel_cursor_error_state {
8731 u32 control;
8732 u32 position;
8733 u32 base;
8734 u32 size;
8735 } cursor[2];
8736
8737 struct intel_pipe_error_state {
8738 u32 conf;
8739 u32 source;
8740
8741 u32 htotal;
8742 u32 hblank;
8743 u32 hsync;
8744 u32 vtotal;
8745 u32 vblank;
8746 u32 vsync;
8747 } pipe[2];
8748
8749 struct intel_plane_error_state {
8750 u32 control;
8751 u32 stride;
8752 u32 size;
8753 u32 pos;
8754 u32 addr;
8755 u32 surface;
8756 u32 tile_offset;
8757 } plane[2];
8758};
8759
8760struct intel_display_error_state *
8761intel_display_capture_error_state(struct drm_device *dev)
8762{
0206e353 8763 drm_i915_private_t *dev_priv = dev->dev_private;
c4a1d9e4
CW		 8764 struct intel_display_error_state *error;
8765 int i;
8766
8767 error = kmalloc(sizeof(*error), GFP_ATOMIC);
8768 if (error == NULL)
8769 return NULL;
8770
8771 for (i = 0; i < 2; i++) {
8772 error->cursor[i].control = I915_READ(CURCNTR(i));
8773 error->cursor[i].position = I915_READ(CURPOS(i));
8774 error->cursor[i].base = I915_READ(CURBASE(i));
8775
8776 error->plane[i].control = I915_READ(DSPCNTR(i));
8777 error->plane[i].stride = I915_READ(DSPSTRIDE(i));
8778 error->plane[i].size = I915_READ(DSPSIZE(i));
0206e353 8779 error->plane[i].pos = I915_READ(DSPPOS(i));
c4a1d9e4
CW		 8780 error->plane[i].addr = I915_READ(DSPADDR(i));
8781 if (INTEL_INFO(dev)->gen >= 4) {
8782 error->plane[i].surface = I915_READ(DSPSURF(i));
8783 error->plane[i].tile_offset = I915_READ(DSPTILEOFF(i));
8784 }
8785
8786 error->pipe[i].conf = I915_READ(PIPECONF(i));
8787 error->pipe[i].source = I915_READ(PIPESRC(i));
8788 error->pipe[i].htotal = I915_READ(HTOTAL(i));
8789 error->pipe[i].hblank = I915_READ(HBLANK(i));
8790 error->pipe[i].hsync = I915_READ(HSYNC(i));
8791 error->pipe[i].vtotal = I915_READ(VTOTAL(i));
8792 error->pipe[i].vblank = I915_READ(VBLANK(i));
8793 error->pipe[i].vsync = I915_READ(VSYNC(i));
8794 }
8795
8796 return error;
8797}
8798
8799void
8800intel_display_print_error_state(struct seq_file *m,
8801 struct drm_device *dev,
8802 struct intel_display_error_state *error)
8803{
8804 int i;
8805
8806 for (i = 0; i < 2; i++) {
8807 seq_printf(m, "Pipe [%d]:\n", i);
8808 seq_printf(m, " CONF: %08x\n", error->pipe[i].conf);
8809 seq_printf(m, " SRC: %08x\n", error->pipe[i].source);
8810 seq_printf(m, " HTOTAL: %08x\n", error->pipe[i].htotal);
8811 seq_printf(m, " HBLANK: %08x\n", error->pipe[i].hblank);
8812 seq_printf(m, " HSYNC: %08x\n", error->pipe[i].hsync);
8813 seq_printf(m, " VTOTAL: %08x\n", error->pipe[i].vtotal);
8814 seq_printf(m, " VBLANK: %08x\n", error->pipe[i].vblank);
8815 seq_printf(m, " VSYNC: %08x\n", error->pipe[i].vsync);
8816
8817 seq_printf(m, "Plane [%d]:\n", i);
8818 seq_printf(m, " CNTR: %08x\n", error->plane[i].control);
8819 seq_printf(m, " STRIDE: %08x\n", error->plane[i].stride);
8820 seq_printf(m, " SIZE: %08x\n", error->plane[i].size);
8821 seq_printf(m, " POS: %08x\n", error->plane[i].pos);
8822 seq_printf(m, " ADDR: %08x\n", error->plane[i].addr);
8823 if (INTEL_INFO(dev)->gen >= 4) {
8824 seq_printf(m, " SURF: %08x\n", error->plane[i].surface);
8825 seq_printf(m, " TILEOFF: %08x\n", error->plane[i].tile_offset);
8826 }
8827
8828 seq_printf(m, "Cursor [%d]:\n", i);
8829 seq_printf(m, " CNTR: %08x\n", error->cursor[i].control);
8830 seq_printf(m, " POS: %08x\n", error->cursor[i].position);
8831 seq_printf(m, " BASE: %08x\n", error->cursor[i].base);
8832 }
8833}
8834#endif
Linux kernel - Deliverables
This page took 1.60318 seconds and 5 git commands to generate.